Started by user snail Running as SYSTEM [EnvInject] - Loading node environment variables. Building remotely on docker-jenkins-agent in workspace /home/jenkins/agent/workspace/binutils-gdb [WS-CLEANUP] Deleting project workspace... [WS-CLEANUP] Deferred wipeout is used... [WS-CLEANUP] Done The recommended git tool is: NONE using credential 0adb5fc7-caa2-429d-97d2-c7fa2fa1d884 Cloning the remote Git repository Using shallow clone with depth 1 Avoid fetching tags Cloning repository git@github.com:plctlab/patchwork-binutils-gdb.git > git init /home/jenkins/agent/workspace/binutils-gdb # timeout=10 Fetching upstream changes from git@github.com:plctlab/patchwork-binutils-gdb.git > git --version # timeout=10 > git --version # 'git version 2.37.2' using GIT_SSH to set credentials patchwork github wangliu-iscas git ssh key Verifying host key using known hosts file, will automatically accept unseen keys > git fetch --no-tags --force --progress --depth=1 -- git@github.com:plctlab/patchwork-binutils-gdb.git +refs/heads/*:refs/remotes/origin/* # timeout=10 > git config remote.origin.url git@github.com:plctlab/patchwork-binutils-gdb.git # timeout=10 > git config --add remote.origin.fetch +refs/heads/*:refs/remotes/origin/* # timeout=10 Avoid second fetch > git rev-parse refs/remotes/origin/master^{commit} # timeout=10 Checking out Revision 324998b47364528f407666512015370c12ab83a1 (refs/remotes/origin/master) > git config core.sparsecheckout # timeout=10 > git checkout -f 324998b47364528f407666512015370c12ab83a1 # timeout=10 Commit message: "Automatic date update in version.in" > git rev-list --no-walk 324998b47364528f407666512015370c12ab83a1 # timeout=10 [EnvInject] - Mask passwords that will be passed as build parameters. [EnvInject] - Executing scripts and injecting environment variables after the SCM step. [EnvInject] - Injecting as environment variables the properties content GITHUB_REPO=https://github.com/plctlab/patchwork-binutils-gdb PATCHWORK_URL=https://patchwork.plctlab.org [EnvInject] - Variables injected successfully. [binutils-gdb] $ /usr/bin/env bash /tmp/jenkins11415605678378363250.sh + git config pw.server https://patchwork.plctlab.org/api/1.2/ + git config pw.project binutils-gdb + git config pw.token [*******] ++ date +%Y-%m + now_date=2024-02 ++ date +%Y + now_date_year=2024 + bundle_name=binutils-gdb_2024-02 ++ curl -s -H 'Authorization: Token [*******]' 'https://patchwork.plctlab.org/api/1.2/bundles/?project=binutils-gdb&per_page=999' + bundle_response='[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"},{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"},{"id":55502,"url":"https://patchwork.plctlab.org/api/1.2/patches/55502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/","msgid":"<20230210174404.3763-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:01","name":"[1/4] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/mbox/"},{"id":55503,"url":"https://patchwork.plctlab.org/api/1.2/patches/55503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/","msgid":"<20230210174404.3763-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:02","name":"[2/4] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/mbox/"},{"id":55504,"url":"https://patchwork.plctlab.org/api/1.2/patches/55504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/","msgid":"<20230210174404.3763-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:03","name":"[3/4] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/mbox/"},{"id":55505,"url":"https://patchwork.plctlab.org/api/1.2/patches/55505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/","msgid":"<20230210174404.3763-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:04","name":"[4/4] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/mbox/"},{"id":55698,"url":"https://patchwork.plctlab.org/api/1.2/patches/55698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:12:05","name":".debug sections without contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/mbox/"},{"id":55699,"url":"https://patchwork.plctlab.org/api/1.2/patches/55699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:13:29","name":"objdump -D of bss sections and -s with -j","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/mbox/"},{"id":55977,"url":"https://patchwork.plctlab.org/api/1.2/patches/55977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-12T22:23:22","name":"objcopy memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/mbox/"},{"id":56071,"url":"https://patchwork.plctlab.org/api/1.2/patches/56071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/","msgid":"<5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:36","name":"[1/2] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/mbox/"},{"id":56072,"url":"https://patchwork.plctlab.org/api/1.2/patches/56072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/","msgid":"<3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:58","name":"[2/2] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/mbox/"},{"id":56078,"url":"https://patchwork.plctlab.org/api/1.2/patches/56078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/","msgid":"<09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com>","list_archive_url":null,"date":"2023-02-13T08:12:12","name":"[1/2] Arm64/gas: add missing prereq features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/mbox/"},{"id":56080,"url":"https://patchwork.plctlab.org/api/1.2/patches/56080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-13T08:12:45","name":"[2/2] Arm64/gas: drop redundant feature prereqs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/mbox/"},{"id":56081,"url":"https://patchwork.plctlab.org/api/1.2/patches/56081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/","msgid":"<08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com>","list_archive_url":null,"date":"2023-02-13T08:15:36","name":"gas: improve interaction between read_a_source_file() and s_linefile()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/mbox/"},{"id":56098,"url":"https://patchwork.plctlab.org/api/1.2/patches/56098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/","msgid":"<8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com>","list_archive_url":null,"date":"2023-02-13T08:42:20","name":"x86: {LD,ST}TILECFG use an extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/mbox/"},{"id":56162,"url":"https://patchwork.plctlab.org/api/1.2/patches/56162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:35:22","name":"Split off gas init to functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/mbox/"},{"id":56164,"url":"https://patchwork.plctlab.org/api/1.2/patches/56164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:36:02","name":"stabs.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/mbox/"},{"id":56261,"url":"https://patchwork.plctlab.org/api/1.2/patches/56261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/","msgid":"<20230213122241.6144-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:37","name":"[v2,1/5] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/mbox/"},{"id":56262,"url":"https://patchwork.plctlab.org/api/1.2/patches/56262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/","msgid":"<20230213122241.6144-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:38","name":"[v2,2/5] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/mbox/"},{"id":56263,"url":"https://patchwork.plctlab.org/api/1.2/patches/56263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/","msgid":"<20230213122241.6144-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:39","name":"[v2,3/5] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/mbox/"},{"id":56264,"url":"https://patchwork.plctlab.org/api/1.2/patches/56264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/","msgid":"<20230213122241.6144-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:40","name":"[v2,4/5] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/mbox/"},{"id":56265,"url":"https://patchwork.plctlab.org/api/1.2/patches/56265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/","msgid":"<20230213122241.6144-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:41","name":"[v2,5/5] Use lang_add_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/mbox/"},{"id":56267,"url":"https://patchwork.plctlab.org/api/1.2/patches/56267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T12:38:30","name":"_bfd_ecoff_slurp_symbol_table buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/mbox/"},{"id":56279,"url":"https://patchwork.plctlab.org/api/1.2/patches/56279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T13:04:14","name":"[obvious] Fix PR30079: abort on mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/mbox/"},{"id":56293,"url":"https://patchwork.plctlab.org/api/1.2/patches/56293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:42","name":"[RFC,v3,1/8] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/mbox/"},{"id":56296,"url":"https://patchwork.plctlab.org/api/1.2/patches/56296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:43","name":"[RFC,v3,2/8] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/mbox/"},{"id":56297,"url":"https://patchwork.plctlab.org/api/1.2/patches/56297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:44","name":"[RFC,v3,3/8] RISC-V: Add Zvkned ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/mbox/"},{"id":56294,"url":"https://patchwork.plctlab.org/api/1.2/patches/56294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:45","name":"[RFC,v3,4/8] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/mbox/"},{"id":56298,"url":"https://patchwork.plctlab.org/api/1.2/patches/56298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:46","name":"[RFC,v3,5/8] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/mbox/"},{"id":56300,"url":"https://patchwork.plctlab.org/api/1.2/patches/56300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:47","name":"[RFC,v3,6/8] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/mbox/"},{"id":56295,"url":"https://patchwork.plctlab.org/api/1.2/patches/56295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:48","name":"[RFC,v3,7/8] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/mbox/"},{"id":56299,"url":"https://patchwork.plctlab.org/api/1.2/patches/56299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:49","name":"[RFC,v3,8/8] RISC-V: Add Zvks ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/mbox/"},{"id":56326,"url":"https://patchwork.plctlab.org/api/1.2/patches/56326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/","msgid":"<2096ddec-287a-de42-a2f6-58293af2fd48@suse.com>","list_archive_url":null,"date":"2023-02-13T14:54:00","name":"gas: correct symbol name comparison in .startof./.sizeof. handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/mbox/"},{"id":56363,"url":"https://patchwork.plctlab.org/api/1.2/patches/56363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/","msgid":"<20230213161124.15340-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:19","name":"[v3,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/mbox/"},{"id":56366,"url":"https://patchwork.plctlab.org/api/1.2/patches/56366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/","msgid":"<20230213161124.15340-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:20","name":"[v3,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/mbox/"},{"id":56365,"url":"https://patchwork.plctlab.org/api/1.2/patches/56365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/","msgid":"<20230213161124.15340-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:21","name":"[v3,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/mbox/"},{"id":56364,"url":"https://patchwork.plctlab.org/api/1.2/patches/56364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/","msgid":"<20230213161124.15340-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:22","name":"[v3,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/mbox/"},{"id":56367,"url":"https://patchwork.plctlab.org/api/1.2/patches/56367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/","msgid":"<20230213161124.15340-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:23","name":"[v3,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/mbox/"},{"id":56368,"url":"https://patchwork.plctlab.org/api/1.2/patches/56368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/","msgid":"<20230213161124.15340-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:24","name":"[v3,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/mbox/"},{"id":56372,"url":"https://patchwork.plctlab.org/api/1.2/patches/56372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/","msgid":"<20230213162009.15515-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:04","name":"[v4,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/mbox/"},{"id":56369,"url":"https://patchwork.plctlab.org/api/1.2/patches/56369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/","msgid":"<20230213162009.15515-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:05","name":"[v4,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/mbox/"},{"id":56370,"url":"https://patchwork.plctlab.org/api/1.2/patches/56370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/","msgid":"<20230213162009.15515-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:06","name":"[v4,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/mbox/"},{"id":56371,"url":"https://patchwork.plctlab.org/api/1.2/patches/56371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/","msgid":"<20230213162009.15515-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:07","name":"[v4,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/mbox/"},{"id":56373,"url":"https://patchwork.plctlab.org/api/1.2/patches/56373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/","msgid":"<20230213162009.15515-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:08","name":"[v4,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/mbox/"},{"id":56404,"url":"https://patchwork.plctlab.org/api/1.2/patches/56404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T17:42:58","name":"PR30120: fix x87 fucomp misassembled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/mbox/"},{"id":56662,"url":"https://patchwork.plctlab.org/api/1.2/patches/56662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/","msgid":"<20230214050633.28910-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-14T05:06:33","name":"[v4,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/mbox/"},{"id":57082,"url":"https://patchwork.plctlab.org/api/1.2/patches/57082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-14T15:53:10","name":"gas: buffer_and_nest() needs to pass nul-terminated string to temp_ilp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/mbox/"},{"id":57344,"url":"https://patchwork.plctlab.org/api/1.2/patches/57344/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T02:34:56","name":"binutils stabs type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/mbox/"},{"id":57373,"url":"https://patchwork.plctlab.org/api/1.2/patches/57373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T06:06:56","name":"More ecoff sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/mbox/"},{"id":57417,"url":"https://patchwork.plctlab.org/api/1.2/patches/57417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/","msgid":"<56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com>","list_archive_url":null,"date":"2023-02-15T07:44:24","name":"x86/gas: replace inappropriate assertion when parsing registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/mbox/"},{"id":57485,"url":"https://patchwork.plctlab.org/api/1.2/patches/57485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:34:16","name":"objdump -G memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/mbox/"},{"id":57486,"url":"https://patchwork.plctlab.org/api/1.2/patches/57486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:35:06","name":"objdump read_section_stabs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/mbox/"},{"id":57497,"url":"https://patchwork.plctlab.org/api/1.2/patches/57497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/","msgid":"<20230215114052.28292-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:47","name":"[v0,1/6] Add testsuite for ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/mbox/"},{"id":57488,"url":"https://patchwork.plctlab.org/api/1.2/patches/57488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/","msgid":"<20230215114052.28292-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:48","name":"[v0,2/6] Add ASCII command info to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/mbox/"},{"id":57498,"url":"https://patchwork.plctlab.org/api/1.2/patches/57498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/","msgid":"<20230215114052.28292-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:49","name":"[v0,3/6] Add ASCII to info file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/mbox/"},{"id":57499,"url":"https://patchwork.plctlab.org/api/1.2/patches/57499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/","msgid":"<20230215114052.28292-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:50","name":"[v0,4/6] ldlex.l: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/mbox/"},{"id":57490,"url":"https://patchwork.plctlab.org/api/1.2/patches/57490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/","msgid":"<20230215114052.28292-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:51","name":"[v0,5/6] ldgram.y: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/mbox/"},{"id":57491,"url":"https://patchwork.plctlab.org/api/1.2/patches/57491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/","msgid":"<20230215114052.28292-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:52","name":"[v0,6/6] ldlang.*: parse ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/mbox/"},{"id":57650,"url":"https://patchwork.plctlab.org/api/1.2/patches/57650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:58","name":"[v4,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/mbox/"},{"id":57649,"url":"https://patchwork.plctlab.org/api/1.2/patches/57649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:59","name":"[v4,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/mbox/"},{"id":57652,"url":"https://patchwork.plctlab.org/api/1.2/patches/57652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:00","name":"[v4,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/mbox/"},{"id":57651,"url":"https://patchwork.plctlab.org/api/1.2/patches/57651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:01","name":"[v4,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/mbox/"},{"id":57654,"url":"https://patchwork.plctlab.org/api/1.2/patches/57654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:02","name":"[v4,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/mbox/"},{"id":57653,"url":"https://patchwork.plctlab.org/api/1.2/patches/57653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:03","name":"[v4,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/mbox/"},{"id":57811,"url":"https://patchwork.plctlab.org/api/1.2/patches/57811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:03:40","name":"gas_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/mbox/"},{"id":57812,"url":"https://patchwork.plctlab.org/api/1.2/patches/57812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:04:50","name":"Delete PROGRESS macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/mbox/"},{"id":57925,"url":"https://patchwork.plctlab.org/api/1.2/patches/57925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-16T08:56:11","name":"RISC-V: as_warn() already emits a newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/mbox/"},{"id":58064,"url":"https://patchwork.plctlab.org/api/1.2/patches/58064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/","msgid":"<20230216131905.1012-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T13:19:05","name":"[v0,1/1,RFC] Add support for CRC64 generation in linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/mbox/"},{"id":58227,"url":"https://patchwork.plctlab.org/api/1.2/patches/58227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/","msgid":"<20230216204006.1977-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:01","name":"[v0,1/6] CRC64 header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/mbox/"},{"id":58228,"url":"https://patchwork.plctlab.org/api/1.2/patches/58228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/","msgid":"<20230216204006.1977-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:02","name":"[v0,2/6] ldlang.h: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/mbox/"},{"id":58229,"url":"https://patchwork.plctlab.org/api/1.2/patches/58229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/","msgid":"<20230216204006.1977-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:03","name":"[v0,3/6] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/mbox/"},{"id":58230,"url":"https://patchwork.plctlab.org/api/1.2/patches/58230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/","msgid":"<20230216204006.1977-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:04","name":"[v0,4/6] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/mbox/"},{"id":58232,"url":"https://patchwork.plctlab.org/api/1.2/patches/58232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/","msgid":"<20230216204006.1977-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:05","name":"[v0,5/6] ldlang.c: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/mbox/"},{"id":58231,"url":"https://patchwork.plctlab.org/api/1.2/patches/58231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/","msgid":"<20230216204006.1977-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:06","name":"[v0,6/6] ldlang.c: Try to get the .text section for checking CRC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/mbox/"},{"id":58259,"url":"https://patchwork.plctlab.org/api/1.2/patches/58259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T22:00:29","name":"PR30046, power cmpi leads to unknown architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/mbox/"},{"id":58321,"url":"https://patchwork.plctlab.org/api/1.2/patches/58321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T02:38:50","name":"Wild pointer reads in _bfd_ecoff_locate_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/mbox/"},{"id":58346,"url":"https://patchwork.plctlab.org/api/1.2/patches/58346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044033.2131866-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:40:33","name":"[1/2] gprofng: PR30036 Build failure on aarch64 w/ glibc: symbol `pwrite64'\'' is already defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58347,"url":"https://patchwork.plctlab.org/api/1.2/patches/58347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044105.2133872-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:41:05","name":"[2/2] gprofng: fix Dwarf reader for DW_TAG_subprogram","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58348,"url":"https://patchwork.plctlab.org/api/1.2/patches/58348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T04:49:29","name":"ld test asciz and ascii fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/mbox/"},{"id":58514,"url":"https://patchwork.plctlab.org/api/1.2/patches/58514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/","msgid":"<20230217112016.19718-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:12","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/mbox/"},{"id":58513,"url":"https://patchwork.plctlab.org/api/1.2/patches/58513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/","msgid":"<20230217112016.19718-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:13","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/mbox/"},{"id":58591,"url":"https://patchwork.plctlab.org/api/1.2/patches/58591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/","msgid":"<20230217135446.26053-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:42","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/mbox/"},{"id":58593,"url":"https://patchwork.plctlab.org/api/1.2/patches/58593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/","msgid":"<20230217135446.26053-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:43","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/mbox/"},{"id":58589,"url":"https://patchwork.plctlab.org/api/1.2/patches/58589/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/","msgid":"<20230217135446.26053-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:44","name":"[v1,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/mbox/"},{"id":58590,"url":"https://patchwork.plctlab.org/api/1.2/patches/58590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/","msgid":"<20230217135446.26053-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:45","name":"[v1,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/mbox/"},{"id":58592,"url":"https://patchwork.plctlab.org/api/1.2/patches/58592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/","msgid":"<20230217135446.26053-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:46","name":"[v1,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/mbox/"},{"id":58650,"url":"https://patchwork.plctlab.org/api/1.2/patches/58650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-17T15:03:57","name":"[RFC] Move static archive dependencies into ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/mbox/"},{"id":58738,"url":"https://patchwork.plctlab.org/api/1.2/patches/58738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/","msgid":"<20230217174037.11911-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:33","name":"[v2,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/mbox/"},{"id":58735,"url":"https://patchwork.plctlab.org/api/1.2/patches/58735/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/","msgid":"<20230217174037.11911-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:34","name":"[v2,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/mbox/"},{"id":58736,"url":"https://patchwork.plctlab.org/api/1.2/patches/58736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/","msgid":"<20230217174037.11911-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:35","name":"[v2,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/mbox/"},{"id":58734,"url":"https://patchwork.plctlab.org/api/1.2/patches/58734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/","msgid":"<20230217174037.11911-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:36","name":"[v2,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/mbox/"},{"id":58737,"url":"https://patchwork.plctlab.org/api/1.2/patches/58737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/","msgid":"<20230217174037.11911-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:37","name":"[v2,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/mbox/"},{"id":58757,"url":"https://patchwork.plctlab.org/api/1.2/patches/58757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/","msgid":"<20230217192905.3160819-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:02","name":"[1/4] Fix formatting of long function description in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/mbox/"},{"id":58758,"url":"https://patchwork.plctlab.org/api/1.2/patches/58758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/","msgid":"<20230217192905.3160819-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:03","name":"[2/4] Don'\''t use chew comments for static functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/mbox/"},{"id":58756,"url":"https://patchwork.plctlab.org/api/1.2/patches/58756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/","msgid":"<20230217192905.3160819-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:04","name":"[3/4] Hoist the SECTION comment in opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/mbox/"},{"id":58755,"url":"https://patchwork.plctlab.org/api/1.2/patches/58755/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/","msgid":"<20230217192905.3160819-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:05","name":"[4/4] Redefine FUNCTION in doc.str","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/mbox/"},{"id":58951,"url":"https://patchwork.plctlab.org/api/1.2/patches/58951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/","msgid":"<877cwere3q.fsf@igel.home>","list_archive_url":null,"date":"2023-02-18T19:02:49","name":"opcodes: style m68k disassembler output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/mbox/"},{"id":59075,"url":"https://patchwork.plctlab.org/api/1.2/patches/59075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-19T03:47:16","name":"Buffer overflow in evax_bfd_print_eobj","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/mbox/"},{"id":59334,"url":"https://patchwork.plctlab.org/api/1.2/patches/59334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/","msgid":"<20230219173450.25555-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:46","name":"[v3,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/mbox/"},{"id":59332,"url":"https://patchwork.plctlab.org/api/1.2/patches/59332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/","msgid":"<20230219173450.25555-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:47","name":"[v3,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/mbox/"},{"id":59333,"url":"https://patchwork.plctlab.org/api/1.2/patches/59333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/","msgid":"<20230219173450.25555-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:48","name":"[v3,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/mbox/"},{"id":59331,"url":"https://patchwork.plctlab.org/api/1.2/patches/59331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/","msgid":"<20230219173450.25555-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:49","name":"[v3,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/mbox/"},{"id":59340,"url":"https://patchwork.plctlab.org/api/1.2/patches/59340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/","msgid":"<20230219173450.25555-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:50","name":"[v3,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/mbox/"},{"id":59338,"url":"https://patchwork.plctlab.org/api/1.2/patches/59338/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/","msgid":"<20230219194549.22554-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:45","name":"[v4,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/mbox/"},{"id":59361,"url":"https://patchwork.plctlab.org/api/1.2/patches/59361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/","msgid":"<20230219194549.22554-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:46","name":"[v4,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/mbox/"},{"id":59324,"url":"https://patchwork.plctlab.org/api/1.2/patches/59324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/","msgid":"<20230219194549.22554-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:47","name":"[v4,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/mbox/"},{"id":59325,"url":"https://patchwork.plctlab.org/api/1.2/patches/59325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/","msgid":"<20230219194549.22554-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:48","name":"[v4,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/mbox/"},{"id":59360,"url":"https://patchwork.plctlab.org/api/1.2/patches/59360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/","msgid":"<20230219194549.22554-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:49","name":"[v4,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/mbox/"},{"id":59371,"url":"https://patchwork.plctlab.org/api/1.2/patches/59371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-20T01:56:51","name":"In-memory nested archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/mbox/"},{"id":59328,"url":"https://patchwork.plctlab.org/api/1.2/patches/59328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/","msgid":"<20230220082224.415968-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:21","name":"[1/4] gas/testsuite: adjust a test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/mbox/"},{"id":59350,"url":"https://patchwork.plctlab.org/api/1.2/patches/59350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/","msgid":"<20230220082224.415968-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:22","name":"[2/4] ld/testsuite: don'\''t output to /dev/null on mingw hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/mbox/"},{"id":59358,"url":"https://patchwork.plctlab.org/api/1.2/patches/59358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/","msgid":"<20230220082224.415968-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:23","name":"[3/4] ld/testsuite: adjust to Windows path separator.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/mbox/"},{"id":59335,"url":"https://patchwork.plctlab.org/api/1.2/patches/59335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/","msgid":"<20230220082224.415968-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:24","name":"[4/4] ld/testsuite: handle Windows drive letter in a noinit test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/mbox/"},{"id":59456,"url":"https://patchwork.plctlab.org/api/1.2/patches/59456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/","msgid":"<20230220141328.20441-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-20T14:13:28","name":"ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/mbox/"},{"id":59466,"url":"https://patchwork.plctlab.org/api/1.2/patches/59466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/","msgid":"<20230220144302.1234792-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T14:43:02","name":"[v2] ld/testsuite: don'\''t output to /dev/null","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/mbox/"},{"id":59759,"url":"https://patchwork.plctlab.org/api/1.2/patches/59759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/","msgid":"<20230221040650.2337395-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-21T04:06:50","name":"MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/mbox/"},{"id":59767,"url":"https://patchwork.plctlab.org/api/1.2/patches/59767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:03","name":"alpha-*-vms missing libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/mbox/"},{"id":59769,"url":"https://patchwork.plctlab.org/api/1.2/patches/59769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:27","name":"ld-libs test on alpha-vms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/mbox/"},{"id":59768,"url":"https://patchwork.plctlab.org/api/1.2/patches/59768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:58","name":"Both FAIL and PASS \"check sections 2\"?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/mbox/"},{"id":59807,"url":"https://patchwork.plctlab.org/api/1.2/patches/59807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/","msgid":"<20230221090331.559683-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T09:03:31","name":"ld/testsuite: handle Windows drive letter in persistent section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/mbox/"},{"id":59864,"url":"https://patchwork.plctlab.org/api/1.2/patches/59864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/","msgid":"<87v8jv9snh.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-21T11:14:58","name":"Commit: Update description of bfd_fill_in_gnu_debuglink_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/mbox/"},{"id":60156,"url":"https://patchwork.plctlab.org/api/1.2/patches/60156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/","msgid":"<20230221161442.1554824-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T16:14:42","name":"testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/mbox/"},{"id":60284,"url":"https://patchwork.plctlab.org/api/1.2/patches/60284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T22:59:15","name":"debug_link duplicate file size checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/mbox/"},{"id":60522,"url":"https://patchwork.plctlab.org/api/1.2/patches/60522/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/","msgid":"<2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com>","list_archive_url":null,"date":"2023-02-22T13:14:48","name":"x86: avoid .byte in testcases where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/mbox/"},{"id":60572,"url":"https://patchwork.plctlab.org/api/1.2/patches/60572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/","msgid":"<20230222151639.588269-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-22T15:16:39","name":"[v2] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/mbox/"},{"id":60602,"url":"https://patchwork.plctlab.org/api/1.2/patches/60602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/","msgid":"<20230222161609.239928-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:00","name":"[v5,01/10] TIMESTAMP: ldlang: process","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/mbox/"},{"id":60606,"url":"https://patchwork.plctlab.org/api/1.2/patches/60606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/","msgid":"<20230222161609.239928-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:01","name":"[v5,02/10] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/mbox/"},{"id":60597,"url":"https://patchwork.plctlab.org/api/1.2/patches/60597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/","msgid":"<20230222161609.239928-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:02","name":"[v5,03/10] DIGEST: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/mbox/"},{"id":60599,"url":"https://patchwork.plctlab.org/api/1.2/patches/60599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/","msgid":"<20230222161609.239928-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:03","name":"[v5,04/10] LIBCRC: license","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/mbox/"},{"id":60604,"url":"https://patchwork.plctlab.org/api/1.2/patches/60604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/","msgid":"<20230222161609.239928-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:04","name":"[v5,05/10] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/mbox/"},{"id":60608,"url":"https://patchwork.plctlab.org/api/1.2/patches/60608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/","msgid":"<20230222161609.239928-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:05","name":"[v5,06/10] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/mbox/"},{"id":60609,"url":"https://patchwork.plctlab.org/api/1.2/patches/60609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/","msgid":"<20230222161609.239928-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:06","name":"[v5,07/10] DIGEST: Makefile.am: add new files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/mbox/"},{"id":60603,"url":"https://patchwork.plctlab.org/api/1.2/patches/60603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/","msgid":"<20230222161609.239928-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:07","name":"[v5,08/10] DIGEST: CRC-32/64 algorithms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/mbox/"},{"id":60605,"url":"https://patchwork.plctlab.org/api/1.2/patches/60605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/","msgid":"<20230222161609.239928-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:08","name":"[v5,09/10] DIGEST: ldmain.c: add CRC calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/mbox/"},{"id":60607,"url":"https://patchwork.plctlab.org/api/1.2/patches/60607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/","msgid":"<20230222161609.239928-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:09","name":"[v5,10/10] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/mbox/"},{"id":60774,"url":"https://patchwork.plctlab.org/api/1.2/patches/60774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:48:58","name":"Test SEC_HAS_CONTENTS before reading section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/mbox/"},{"id":60775,"url":"https://patchwork.plctlab.org/api/1.2/patches/60775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:28","name":"Test SEC_HAS_CONTENTS in relax routines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/mbox/"},{"id":60776,"url":"https://patchwork.plctlab.org/api/1.2/patches/60776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:58","name":"ip2k: don'\''t look at stab sections without relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/mbox/"},{"id":60777,"url":"https://patchwork.plctlab.org/api/1.2/patches/60777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:50:35","name":"dwarf1 .line SEC_HAS_CONTENTS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/mbox/"},{"id":60907,"url":"https://patchwork.plctlab.org/api/1.2/patches/60907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/","msgid":"<20230223110417.63915-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-23T11:04:17","name":"[v3] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/mbox/"},{"id":60908,"url":"https://patchwork.plctlab.org/api/1.2/patches/60908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/","msgid":"<20230223111115.3752443-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-23T11:11:15","name":"MIPS: support specify isa level when configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/mbox/"},{"id":60954,"url":"https://patchwork.plctlab.org/api/1.2/patches/60954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/","msgid":"<20230223124519.4228-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-23T12:45:19","name":"gas: Add --force-compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/mbox/"},{"id":61014,"url":"https://patchwork.plctlab.org/api/1.2/patches/61014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/","msgid":"<877651c1-3d70-6985-54b3-e4416bed3048@arm.com>","list_archive_url":null,"date":"2023-02-23T15:18:03","name":"[GAS,Aarch64] Add Binutils support for MEC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/mbox/"},{"id":61037,"url":"https://patchwork.plctlab.org/api/1.2/patches/61037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/","msgid":"<87bklkths4.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-23T17:26:19","name":"Commit: Better caching in elf_find_function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/mbox/"},{"id":61175,"url":"https://patchwork.plctlab.org/api/1.2/patches/61175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-24T07:53:39","name":"PR30155, ld segfault in _bfd_nearby_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/mbox/"},{"id":61302,"url":"https://patchwork.plctlab.org/api/1.2/patches/61302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:02:22","name":"gas: default .debug section compression method adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/mbox/"},{"id":61306,"url":"https://patchwork.plctlab.org/api/1.2/patches/61306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/","msgid":"<3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com>","list_archive_url":null,"date":"2023-02-24T13:08:25","name":"[1/2] x86: drop redundant calculation of EVEX broadcast size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/mbox/"},{"id":61307,"url":"https://patchwork.plctlab.org/api/1.2/patches/61307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:09:14","name":"[2/2] x86: use swap_2_operands() in build_vex_prefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/mbox/"},{"id":61506,"url":"https://patchwork.plctlab.org/api/1.2/patches/61506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/","msgid":"<87ilfqjb5y.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-25T10:23:53","name":"[PUSHED] Enable styling for GDB (Was: [PATCH] opcodes: style m68k disassembler output)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/mbox/"},{"id":61690,"url":"https://patchwork.plctlab.org/api/1.2/patches/61690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/","msgid":"<20230227005935.12270-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-27T00:59:35","name":"[v2] ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/mbox/"},{"id":61924,"url":"https://patchwork.plctlab.org/api/1.2/patches/61924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/","msgid":"<9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de>","list_archive_url":null,"date":"2023-02-27T11:43:09","name":"gas: Add --compress-debug-sections=force","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/mbox/"},{"id":61954,"url":"https://patchwork.plctlab.org/api/1.2/patches/61954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/","msgid":"<20230227134135.462271-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-27T13:41:35","name":"gas/testsuite: adjust another test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/mbox/"},{"id":62196,"url":"https://patchwork.plctlab.org/api/1.2/patches/62196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:04:56","name":"Another PE SEC_HAS_CONTENTS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/mbox/"},{"id":62197,"url":"https://patchwork.plctlab.org/api/1.2/patches/62197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:05:45","name":"Add some sanity checking in ECOFF lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/mbox/"},{"id":62198,"url":"https://patchwork.plctlab.org/api/1.2/patches/62198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:06:36","name":"Free ecoff debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/mbox/"},{"id":62205,"url":"https://patchwork.plctlab.org/api/1.2/patches/62205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/","msgid":"<20230228001633.3602-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:31","name":"[v2,1/3] gas: Unify parsing of --compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/mbox/"},{"id":62206,"url":"https://patchwork.plctlab.org/api/1.2/patches/62206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/","msgid":"<20230228001633.3602-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:32","name":"[v2,2/3] gas: Handle --compress-debug-sections=subopt1,subopt2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/mbox/"},{"id":62204,"url":"https://patchwork.plctlab.org/api/1.2/patches/62204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/","msgid":"<20230228001633.3602-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:33","name":"[v2,3/3] gas: Add --compress-debug-sections={heuristic-always, heuristic-sizewin}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/mbox/"},{"id":62220,"url":"https://patchwork.plctlab.org/api/1.2/patches/62220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:37:59","name":"chew.c printf of intptr_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/mbox/"},{"id":62640,"url":"https://patchwork.plctlab.org/api/1.2/patches/62640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/","msgid":"<2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-02-28T21:44:06","name":"opcodes/arm: adjust whitespace in cpsie instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/mbox/"},{"id":62664,"url":"https://patchwork.plctlab.org/api/1.2/patches/62664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/","msgid":"<20230228224937.3832887-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-02-28T22:49:37","name":"[needs,more,eyes] Relink also libopcodes and libgprofng to newly built libiberty.a","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"},{"id":17,"url":"https://patchwork.plctlab.org/api/1.2/bundles/17/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-03","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":62751,"url":"https://patchwork.plctlab.org/api/1.2/patches/62751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T03:59:18","name":"Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/mbox/"},{"id":62752,"url":"https://patchwork.plctlab.org/api/1.2/patches/62752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:03","name":"gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/mbox/"},{"id":62753,"url":"https://patchwork.plctlab.org/api/1.2/patches/62753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:36","name":"Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/mbox/"},{"id":62932,"url":"https://patchwork.plctlab.org/api/1.2/patches/62932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/","msgid":"<20230301144756.1847278-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:46","name":"[v6,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/mbox/"},{"id":62934,"url":"https://patchwork.plctlab.org/api/1.2/patches/62934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/","msgid":"<20230301144756.1847278-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:47","name":"[v6,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/mbox/"},{"id":62935,"url":"https://patchwork.plctlab.org/api/1.2/patches/62935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/","msgid":"<20230301144756.1847278-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:48","name":"[v6,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/mbox/"},{"id":62933,"url":"https://patchwork.plctlab.org/api/1.2/patches/62933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/","msgid":"<20230301144756.1847278-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:49","name":"[v6,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/mbox/"},{"id":62937,"url":"https://patchwork.plctlab.org/api/1.2/patches/62937/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/","msgid":"<20230301144756.1847278-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:50","name":"[v6,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/mbox/"},{"id":62941,"url":"https://patchwork.plctlab.org/api/1.2/patches/62941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/","msgid":"<20230301144756.1847278-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:51","name":"[v6,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/mbox/"},{"id":62939,"url":"https://patchwork.plctlab.org/api/1.2/patches/62939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/","msgid":"<20230301144756.1847278-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:52","name":"[v6,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/mbox/"},{"id":62940,"url":"https://patchwork.plctlab.org/api/1.2/patches/62940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/","msgid":"<20230301144756.1847278-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:53","name":"[v6,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/mbox/"},{"id":62944,"url":"https://patchwork.plctlab.org/api/1.2/patches/62944/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/","msgid":"<20230301144756.1847278-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:54","name":"[v6,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/mbox/"},{"id":62936,"url":"https://patchwork.plctlab.org/api/1.2/patches/62936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/","msgid":"<20230301144756.1847278-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:55","name":"[v6,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/mbox/"},{"id":62947,"url":"https://patchwork.plctlab.org/api/1.2/patches/62947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/","msgid":"<20230301144756.1847278-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:56","name":"[v6,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/mbox/"},{"id":62967,"url":"https://patchwork.plctlab.org/api/1.2/patches/62967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/","msgid":"<20230301154513.1850449-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:03","name":"[v7,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/mbox/"},{"id":62966,"url":"https://patchwork.plctlab.org/api/1.2/patches/62966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/","msgid":"<20230301154513.1850449-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:04","name":"[v7,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/mbox/"},{"id":62971,"url":"https://patchwork.plctlab.org/api/1.2/patches/62971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/","msgid":"<20230301154513.1850449-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:05","name":"[v7,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/mbox/"},{"id":62973,"url":"https://patchwork.plctlab.org/api/1.2/patches/62973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/","msgid":"<20230301154513.1850449-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:06","name":"[v7,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/mbox/"},{"id":62972,"url":"https://patchwork.plctlab.org/api/1.2/patches/62972/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/","msgid":"<20230301154513.1850449-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:07","name":"[v7,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/mbox/"},{"id":62974,"url":"https://patchwork.plctlab.org/api/1.2/patches/62974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/","msgid":"<20230301154513.1850449-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:08","name":"[v7,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/mbox/"},{"id":62968,"url":"https://patchwork.plctlab.org/api/1.2/patches/62968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/","msgid":"<20230301154513.1850449-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:09","name":"[v7,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/mbox/"},{"id":62994,"url":"https://patchwork.plctlab.org/api/1.2/patches/62994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/","msgid":"<20230301173022.1851188-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:19","name":"[v7,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/mbox/"},{"id":62997,"url":"https://patchwork.plctlab.org/api/1.2/patches/62997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/","msgid":"<20230301173022.1851188-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:20","name":"[v7,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/mbox/"},{"id":62995,"url":"https://patchwork.plctlab.org/api/1.2/patches/62995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/","msgid":"<20230301173022.1851188-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:21","name":"[v7,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/mbox/"},{"id":62996,"url":"https://patchwork.plctlab.org/api/1.2/patches/62996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/","msgid":"<20230301173022.1851188-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:22","name":"[v7,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/mbox/"},{"id":62999,"url":"https://patchwork.plctlab.org/api/1.2/patches/62999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/","msgid":"<20230301174325.1858522-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:15","name":"[v8,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/mbox/"},{"id":63002,"url":"https://patchwork.plctlab.org/api/1.2/patches/63002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/","msgid":"<20230301174325.1858522-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:16","name":"[v8,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/mbox/"},{"id":63000,"url":"https://patchwork.plctlab.org/api/1.2/patches/63000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/","msgid":"<20230301174325.1858522-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:17","name":"[v8,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/mbox/"},{"id":63001,"url":"https://patchwork.plctlab.org/api/1.2/patches/63001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/","msgid":"<20230301174325.1858522-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:18","name":"[v8,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/mbox/"},{"id":63005,"url":"https://patchwork.plctlab.org/api/1.2/patches/63005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/","msgid":"<20230301174325.1858522-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:19","name":"[v8,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/mbox/"},{"id":63006,"url":"https://patchwork.plctlab.org/api/1.2/patches/63006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/","msgid":"<20230301174325.1858522-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:20","name":"[v8,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/mbox/"},{"id":63007,"url":"https://patchwork.plctlab.org/api/1.2/patches/63007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/","msgid":"<20230301174325.1858522-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:21","name":"[v8,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/mbox/"},{"id":63008,"url":"https://patchwork.plctlab.org/api/1.2/patches/63008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/","msgid":"<20230301174325.1858522-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:22","name":"[v8,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/mbox/"},{"id":63010,"url":"https://patchwork.plctlab.org/api/1.2/patches/63010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/","msgid":"<20230301174325.1858522-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:23","name":"[v8,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/mbox/"},{"id":63011,"url":"https://patchwork.plctlab.org/api/1.2/patches/63011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/","msgid":"<20230301174325.1858522-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:24","name":"[v8,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/mbox/"},{"id":63004,"url":"https://patchwork.plctlab.org/api/1.2/patches/63004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/","msgid":"<20230301174325.1858522-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:25","name":"[v8,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/mbox/"},{"id":63103,"url":"https://patchwork.plctlab.org/api/1.2/patches/63103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:29","name":"Using .mri in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/mbox/"},{"id":63104,"url":"https://patchwork.plctlab.org/api/1.2/patches/63104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:58","name":"More bounds checking in macro_expand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/mbox/"},{"id":63167,"url":"https://patchwork.plctlab.org/api/1.2/patches/63167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/","msgid":"<20230302015222.291088-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-02T01:52:22","name":"[v2] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/mbox/"},{"id":63263,"url":"https://patchwork.plctlab.org/api/1.2/patches/63263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/","msgid":"<20230302080137.3346439-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:01:37","name":"elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/mbox/"},{"id":63267,"url":"https://patchwork.plctlab.org/api/1.2/patches/63267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/","msgid":"<20230302081452.3429908-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:14:52","name":"[RESEND] elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/mbox/"},{"id":63360,"url":"https://patchwork.plctlab.org/api/1.2/patches/63360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/","msgid":"<20230302112531.200647-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-02T11:25:31","name":"BPF relocations review / refactoring","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/mbox/"},{"id":63387,"url":"https://patchwork.plctlab.org/api/1.2/patches/63387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-02T12:01:25","name":"Don'\''t write zeros to a gap in the output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/mbox/"},{"id":63554,"url":"https://patchwork.plctlab.org/api/1.2/patches/63554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/","msgid":"<20230302201029.vflqmyjxh7qnyxa3@google.com>","list_archive_url":null,"date":"2023-03-02T20:10:29","name":"[v2] ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/mbox/"},{"id":63555,"url":"https://patchwork.plctlab.org/api/1.2/patches/63555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/","msgid":"<20230302201722.1304941-1-maskray@google.com>","list_archive_url":null,"date":"2023-03-02T20:17:22","name":"[v2] ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/mbox/"},{"id":63603,"url":"https://patchwork.plctlab.org/api/1.2/patches/63603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/","msgid":"<20230302220408.1925678-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:58","name":"[v9,01/11,gdb/testsuite] Fix gdb.rust/watch.exp on ppc64le","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/mbox/"},{"id":63598,"url":"https://patchwork.plctlab.org/api/1.2/patches/63598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/","msgid":"<20230302220408.1925678-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:59","name":"[v9,02/11] Remove value_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/mbox/"},{"id":63607,"url":"https://patchwork.plctlab.org/api/1.2/patches/63607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/","msgid":"<20230302220408.1925678-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:00","name":"[v9,03/11,gdb/testsuite] Fix gdb.python/py-breakpoint.exp timeouts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/mbox/"},{"id":63602,"url":"https://patchwork.plctlab.org/api/1.2/patches/63602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/","msgid":"<20230302220408.1925678-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:01","name":"[v9,04/11] gdb: add HtabPrinter to gdb-gdb.py.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/mbox/"},{"id":63608,"url":"https://patchwork.plctlab.org/api/1.2/patches/63608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/","msgid":"<20230302220408.1925678-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:02","name":"[v9,05/11] Automatic date update in version.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/mbox/"},{"id":63609,"url":"https://patchwork.plctlab.org/api/1.2/patches/63609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/","msgid":"<20230302220408.1925678-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:03","name":"[v9,06/11] Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/mbox/"},{"id":63599,"url":"https://patchwork.plctlab.org/api/1.2/patches/63599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/","msgid":"<20230302220408.1925678-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:04","name":"[v9,07/11] gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/mbox/"},{"id":63610,"url":"https://patchwork.plctlab.org/api/1.2/patches/63610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/","msgid":"<20230302220408.1925678-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:05","name":"[v9,08/11] Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/mbox/"},{"id":63606,"url":"https://patchwork.plctlab.org/api/1.2/patches/63606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/","msgid":"<20230302220408.1925678-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:06","name":"[v9,09/11,gdb/testsuite] Add another xfail case in gdb.python/py-record-btrace.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/mbox/"},{"id":63605,"url":"https://patchwork.plctlab.org/api/1.2/patches/63605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/","msgid":"<20230302220408.1925678-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:07","name":"[v9,10/11] Fix btrace regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/mbox/"},{"id":63601,"url":"https://patchwork.plctlab.org/api/1.2/patches/63601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/","msgid":"<20230302220408.1925678-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:08","name":"[v9,11/11] Fix typo with my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/mbox/"},{"id":63630,"url":"https://patchwork.plctlab.org/api/1.2/patches/63630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/","msgid":"<20230302231051.1928782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:41","name":"[v10,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/mbox/"},{"id":63632,"url":"https://patchwork.plctlab.org/api/1.2/patches/63632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/","msgid":"<20230302231051.1928782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:42","name":"[v10,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/mbox/"},{"id":63635,"url":"https://patchwork.plctlab.org/api/1.2/patches/63635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/","msgid":"<20230302231051.1928782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:43","name":"[v10,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/mbox/"},{"id":63633,"url":"https://patchwork.plctlab.org/api/1.2/patches/63633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/","msgid":"<20230302231051.1928782-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:44","name":"[v10,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/mbox/"},{"id":63631,"url":"https://patchwork.plctlab.org/api/1.2/patches/63631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/","msgid":"<20230302231051.1928782-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:45","name":"[v10,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/mbox/"},{"id":63636,"url":"https://patchwork.plctlab.org/api/1.2/patches/63636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/","msgid":"<20230302231051.1928782-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:46","name":"[v10,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/mbox/"},{"id":63634,"url":"https://patchwork.plctlab.org/api/1.2/patches/63634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/","msgid":"<20230302231051.1928782-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:47","name":"[v10,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/mbox/"},{"id":63640,"url":"https://patchwork.plctlab.org/api/1.2/patches/63640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/","msgid":"<20230302231051.1928782-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:48","name":"[v10,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/mbox/"},{"id":63642,"url":"https://patchwork.plctlab.org/api/1.2/patches/63642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/","msgid":"<20230302231051.1928782-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:49","name":"[v10,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/mbox/"},{"id":63641,"url":"https://patchwork.plctlab.org/api/1.2/patches/63641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/","msgid":"<20230302231051.1928782-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:50","name":"[v10,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/mbox/"},{"id":63644,"url":"https://patchwork.plctlab.org/api/1.2/patches/63644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/","msgid":"<20230302231051.1928782-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:51","name":"[v10,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/mbox/"},{"id":63749,"url":"https://patchwork.plctlab.org/api/1.2/patches/63749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:46:14","name":"binutils coff type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/mbox/"},{"id":63750,"url":"https://patchwork.plctlab.org/api/1.2/patches/63750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:47:11","name":"Tidy type handling in binutils/rdcoff.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/mbox/"},{"id":63885,"url":"https://patchwork.plctlab.org/api/1.2/patches/63885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T12:56:20","name":"[01/18] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/mbox/"},{"id":63887,"url":"https://patchwork.plctlab.org/api/1.2/patches/63887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/","msgid":"<3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:00","name":"[02/18] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/mbox/"},{"id":63889,"url":"https://patchwork.plctlab.org/api/1.2/patches/63889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/","msgid":"<242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:39","name":"[03/18] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/mbox/"},{"id":63892,"url":"https://patchwork.plctlab.org/api/1.2/patches/63892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/","msgid":"<2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:12","name":"[04/18] x86: use set_rex_vrex() also for short-form handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/mbox/"},{"id":63893,"url":"https://patchwork.plctlab.org/api/1.2/patches/63893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/","msgid":"<34990244-84ae-bd27-04c3-1632ad5d7841@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:33","name":"[05/18] x86: move more disp processing out of md_assemble()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/mbox/"},{"id":63895,"url":"https://patchwork.plctlab.org/api/1.2/patches/63895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/","msgid":"<83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com>","list_archive_url":null,"date":"2023-03-03T12:59:23","name":"[06/18] x86-64: adjust REX-prefix part of SSE2AVX test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/mbox/"},{"id":63896,"url":"https://patchwork.plctlab.org/api/1.2/patches/63896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/","msgid":"<462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:05","name":"[07/18] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/mbox/"},{"id":63897,"url":"https://patchwork.plctlab.org/api/1.2/patches/63897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/","msgid":"<7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:50","name":"[08/18] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/mbox/"},{"id":63898,"url":"https://patchwork.plctlab.org/api/1.2/patches/63898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/","msgid":"<5f7617d7-f545-cb43-e133-080abb5ede88@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:14","name":"[09/18] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/mbox/"},{"id":63899,"url":"https://patchwork.plctlab.org/api/1.2/patches/63899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/","msgid":"<42f27545-f571-c78f-415c-50817730faea@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:41","name":"[10/18] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/mbox/"},{"id":63900,"url":"https://patchwork.plctlab.org/api/1.2/patches/63900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:02:44","name":"[11/18] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/mbox/"},{"id":63902,"url":"https://patchwork.plctlab.org/api/1.2/patches/63902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/","msgid":"<689eb629-ad65-4611-2a22-ac0dea62590d@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:17","name":"[12/18] x86: decouple broadcast type and bytes fields","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/mbox/"},{"id":63903,"url":"https://patchwork.plctlab.org/api/1.2/patches/63903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/","msgid":"<3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:51","name":"[13/18] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/mbox/"},{"id":63904,"url":"https://patchwork.plctlab.org/api/1.2/patches/63904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/","msgid":"<433b1d03-2e38-8b3f-be46-c859e678959f@suse.com>","list_archive_url":null,"date":"2023-03-03T13:04:32","name":"[14/18] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/mbox/"},{"id":63905,"url":"https://patchwork.plctlab.org/api/1.2/patches/63905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:05:00","name":"[15/18] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/mbox/"},{"id":63906,"url":"https://patchwork.plctlab.org/api/1.2/patches/63906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/","msgid":"<14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com>","list_archive_url":null,"date":"2023-03-03T13:05:36","name":"[16/18] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/mbox/"},{"id":63907,"url":"https://patchwork.plctlab.org/api/1.2/patches/63907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/","msgid":"<10b9c1df-587e-e788-641b-43ccde48be21@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:25","name":"[17/18] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/mbox/"},{"id":63908,"url":"https://patchwork.plctlab.org/api/1.2/patches/63908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/","msgid":"<390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:56","name":"[RFC,18/18] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/mbox/"},{"id":63958,"url":"https://patchwork.plctlab.org/api/1.2/patches/63958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/","msgid":"<20230303144706.1977061-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:56","name":"[v11,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/mbox/"},{"id":63953,"url":"https://patchwork.plctlab.org/api/1.2/patches/63953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/","msgid":"<20230303144706.1977061-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:57","name":"[v11,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/mbox/"},{"id":63954,"url":"https://patchwork.plctlab.org/api/1.2/patches/63954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/","msgid":"<20230303144706.1977061-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:58","name":"[v11,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/mbox/"},{"id":63966,"url":"https://patchwork.plctlab.org/api/1.2/patches/63966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/","msgid":"<20230303144706.1977061-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:59","name":"[v11,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/mbox/"},{"id":63962,"url":"https://patchwork.plctlab.org/api/1.2/patches/63962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/","msgid":"<20230303144706.1977061-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:00","name":"[v11,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/mbox/"},{"id":63960,"url":"https://patchwork.plctlab.org/api/1.2/patches/63960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/","msgid":"<20230303144706.1977061-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:01","name":"[v11,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/mbox/"},{"id":63964,"url":"https://patchwork.plctlab.org/api/1.2/patches/63964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/","msgid":"<20230303144706.1977061-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:02","name":"[v11,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/mbox/"},{"id":63961,"url":"https://patchwork.plctlab.org/api/1.2/patches/63961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/","msgid":"<20230303144706.1977061-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:03","name":"[v11,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/mbox/"},{"id":63955,"url":"https://patchwork.plctlab.org/api/1.2/patches/63955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/","msgid":"<20230303144706.1977061-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:04","name":"[v11,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/mbox/"},{"id":63967,"url":"https://patchwork.plctlab.org/api/1.2/patches/63967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/","msgid":"<20230303144706.1977061-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:05","name":"[v11,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/mbox/"},{"id":63965,"url":"https://patchwork.plctlab.org/api/1.2/patches/63965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/","msgid":"<20230303144706.1977061-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:06","name":"[v11,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/mbox/"},{"id":64411,"url":"https://patchwork.plctlab.org/api/1.2/patches/64411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:27:44","name":"Correct objdump command line error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/mbox/"},{"id":64412,"url":"https://patchwork.plctlab.org/api/1.2/patches/64412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:12","name":"Move nm.c cached line number info to bfd usrdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/mbox/"},{"id":64413,"url":"https://patchwork.plctlab.org/api/1.2/patches/64413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:47","name":"Downgrade nm fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/mbox/"},{"id":64414,"url":"https://patchwork.plctlab.org/api/1.2/patches/64414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:30:37","name":"Downgrade addr2line fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/mbox/"},{"id":64415,"url":"https://patchwork.plctlab.org/api/1.2/patches/64415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:10","name":"Downgrade objdump fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/mbox/"},{"id":64416,"url":"https://patchwork.plctlab.org/api/1.2/patches/64416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:47","name":"Correct odd loop in ecoff lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/mbox/"},{"id":64418,"url":"https://patchwork.plctlab.org/api/1.2/patches/64418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:16","name":"More _bfd_ecoff_locate_line sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/mbox/"},{"id":64417,"url":"https://patchwork.plctlab.org/api/1.2/patches/64417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:45","name":"PR30198, Assertion and segfault when linking x86_64 elf and coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/mbox/"},{"id":64619,"url":"https://patchwork.plctlab.org/api/1.2/patches/64619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T11:46:27","name":"macho null dereference read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/mbox/"},{"id":64651,"url":"https://patchwork.plctlab.org/api/1.2/patches/64651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/","msgid":"<20230306133158.91917-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:48","name":"[v12,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/mbox/"},{"id":64652,"url":"https://patchwork.plctlab.org/api/1.2/patches/64652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/","msgid":"<20230306133158.91917-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:49","name":"[v12,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/mbox/"},{"id":64653,"url":"https://patchwork.plctlab.org/api/1.2/patches/64653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/","msgid":"<20230306133158.91917-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:50","name":"[v12,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/mbox/"},{"id":64657,"url":"https://patchwork.plctlab.org/api/1.2/patches/64657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/","msgid":"<20230306133158.91917-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:51","name":"[v12,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/mbox/"},{"id":64654,"url":"https://patchwork.plctlab.org/api/1.2/patches/64654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/","msgid":"<20230306133158.91917-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:52","name":"[v12,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/mbox/"},{"id":64655,"url":"https://patchwork.plctlab.org/api/1.2/patches/64655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/","msgid":"<20230306133158.91917-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:53","name":"[v12,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/mbox/"},{"id":64656,"url":"https://patchwork.plctlab.org/api/1.2/patches/64656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/","msgid":"<20230306133158.91917-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:54","name":"[v12,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/mbox/"},{"id":64658,"url":"https://patchwork.plctlab.org/api/1.2/patches/64658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/","msgid":"<20230306133158.91917-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:55","name":"[v12,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/mbox/"},{"id":64661,"url":"https://patchwork.plctlab.org/api/1.2/patches/64661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/","msgid":"<20230306133158.91917-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:56","name":"[v12,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/mbox/"},{"id":64660,"url":"https://patchwork.plctlab.org/api/1.2/patches/64660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/","msgid":"<20230306133158.91917-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:57","name":"[v12,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/mbox/"},{"id":64659,"url":"https://patchwork.plctlab.org/api/1.2/patches/64659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/","msgid":"<20230306133158.91917-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:58","name":"[v12,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/mbox/"},{"id":65273,"url":"https://patchwork.plctlab.org/api/1.2/patches/65273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/","msgid":"<20230307050431.288433-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-07T05:04:31","name":"[Review,is,needed] gprofng: read Dwarf 5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":65986,"url":"https://patchwork.plctlab.org/api/1.2/patches/65986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:14:51","name":"z8 and z80 coff_reloc16_extra_cases sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/mbox/"},{"id":65987,"url":"https://patchwork.plctlab.org/api/1.2/patches/65987/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:15:55","name":"Regen potfiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/mbox/"},{"id":66046,"url":"https://patchwork.plctlab.org/api/1.2/patches/66046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T07:28:51","name":"Tidy pe_ILF_build_a_bfd a little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/mbox/"},{"id":66183,"url":"https://patchwork.plctlab.org/api/1.2/patches/66183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/","msgid":"<20230308125441.356419-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-08T12:54:41","name":"[v1] DIGEST: Disable 64-bit CRC for 32-bit BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/mbox/"},{"id":66328,"url":"https://patchwork.plctlab.org/api/1.2/patches/66328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:07:35","name":"[1/4] gas: drop function pointer parameter from macro_init()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/mbox/"},{"id":66329,"url":"https://patchwork.plctlab.org/api/1.2/patches/66329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:08:17","name":"[2/4] gas: isolate macro_strip_at to macro.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/mbox/"},{"id":66332,"url":"https://patchwork.plctlab.org/api/1.2/patches/66332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/","msgid":"<0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com>","list_archive_url":null,"date":"2023-03-08T16:08:39","name":"[3/4] gas: use flag_mri directly in macro processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/mbox/"},{"id":66336,"url":"https://patchwork.plctlab.org/api/1.2/patches/66336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/","msgid":"<06908d40-8d11-9540-6932-efb4f54dba0f@suse.com>","list_archive_url":null,"date":"2023-03-08T16:09:22","name":"[4/4] gas: expose flag_macro_alternate globally","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/mbox/"},{"id":66649,"url":"https://patchwork.plctlab.org/api/1.2/patches/66649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/","msgid":"<20230309080446.24714-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-09T08:04:46","name":"RISC-V: Segment fault in riscv_elf_append_rela.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/mbox/"},{"id":66827,"url":"https://patchwork.plctlab.org/api/1.2/patches/66827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:16:39","name":"Allow frag address wrapping in absolute section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/mbox/"},{"id":66828,"url":"https://patchwork.plctlab.org/api/1.2/patches/66828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:17:26","name":"objdump: report no section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/mbox/"},{"id":67175,"url":"https://patchwork.plctlab.org/api/1.2/patches/67175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/","msgid":"<20230310000817.751962-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:11","name":"[v1,1/7] SECTOR: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/mbox/"},{"id":67174,"url":"https://patchwork.plctlab.org/api/1.2/patches/67174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/","msgid":"<20230310000817.751962-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:12","name":"[v1,2/7] SECTOR: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/mbox/"},{"id":67177,"url":"https://patchwork.plctlab.org/api/1.2/patches/67177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/","msgid":"<20230310000817.751962-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:13","name":"[v1,3/7] SECTOR: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/mbox/"},{"id":67179,"url":"https://patchwork.plctlab.org/api/1.2/patches/67179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/","msgid":"<20230310000817.751962-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:14","name":"[v1,4/7] SECTOR: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/mbox/"},{"id":67180,"url":"https://patchwork.plctlab.org/api/1.2/patches/67180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/","msgid":"<20230310000817.751962-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:15","name":"[v1,5/7] SECTOR: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/mbox/"},{"id":67176,"url":"https://patchwork.plctlab.org/api/1.2/patches/67176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/","msgid":"<20230310000817.751962-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:16","name":"[v1,6/7] SECTOR: add testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/mbox/"},{"id":67178,"url":"https://patchwork.plctlab.org/api/1.2/patches/67178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/","msgid":"<20230310000817.751962-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:17","name":"[v1,7/7] SECTOR: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/mbox/"},{"id":67202,"url":"https://patchwork.plctlab.org/api/1.2/patches/67202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-10T04:15:23","name":"eh static data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/mbox/"},{"id":67293,"url":"https://patchwork.plctlab.org/api/1.2/patches/67293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:25:27","name":"[v2,1/7] RISC-V: minor effort reduction in relocation specifier parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/mbox/"},{"id":67294,"url":"https://patchwork.plctlab.org/api/1.2/patches/67294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/","msgid":"<366e4dcf-e273-a321-dd38-7adf4212c901@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:00","name":"[v2,2/7] RISC-V: drop \"percent_op\" parameter from my_getOpcodeExpression()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/mbox/"},{"id":67296,"url":"https://patchwork.plctlab.org/api/1.2/patches/67296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/","msgid":"<5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:25","name":"[v2,3/7] RISC-V: avoid redundant and misleading/wrong error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/mbox/"},{"id":67297,"url":"https://patchwork.plctlab.org/api/1.2/patches/67297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:27:05","name":"[v2,4/7] RISC-V: don'\''t recognize bogus relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/mbox/"},{"id":67302,"url":"https://patchwork.plctlab.org/api/1.2/patches/67302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/","msgid":"<89f892c8-e378-b81c-7b13-322a7876a252@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:26","name":"[v2,5/7] RISC-V: relax post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/mbox/"},{"id":67301,"url":"https://patchwork.plctlab.org/api/1.2/patches/67301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/","msgid":"<756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:58","name":"[v2,6/7] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/mbox/"},{"id":67305,"url":"https://patchwork.plctlab.org/api/1.2/patches/67305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/","msgid":"<54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com>","list_archive_url":null,"date":"2023-03-10T09:28:23","name":"[v2,7/7] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/mbox/"},{"id":67308,"url":"https://patchwork.plctlab.org/api/1.2/patches/67308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/","msgid":"<150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com>","list_archive_url":null,"date":"2023-03-10T09:36:31","name":"[RFC] RISC-V: alter the special character used in FAKE_LABEL_NAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/mbox/"},{"id":67313,"url":"https://patchwork.plctlab.org/api/1.2/patches/67313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:43:48","name":"gas: apply md_register_arithmetic also to unary '\''+'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/mbox/"},{"id":67317,"url":"https://patchwork.plctlab.org/api/1.2/patches/67317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/","msgid":"<312cb612-378a-be36-6f6c-62df7313975d@suse.com>","list_archive_url":null,"date":"2023-03-10T10:11:28","name":"x86: drop identifier_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/mbox/"},{"id":67319,"url":"https://patchwork.plctlab.org/api/1.2/patches/67319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/","msgid":"<97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:22","name":"[v2,01/14] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/mbox/"},{"id":67320,"url":"https://patchwork.plctlab.org/api/1.2/patches/67320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/","msgid":"<8df023f9-58a5-dca7-badd-f3354ed18442@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:50","name":"[v2,02/14] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/mbox/"},{"id":67321,"url":"https://patchwork.plctlab.org/api/1.2/patches/67321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/","msgid":"<5771df73-12d8-e880-a051-86c09d6bdb06@suse.com>","list_archive_url":null,"date":"2023-03-10T10:20:26","name":"[v2,03/14] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/mbox/"},{"id":67322,"url":"https://patchwork.plctlab.org/api/1.2/patches/67322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:21:11","name":"[v2,04/14] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/mbox/"},{"id":67325,"url":"https://patchwork.plctlab.org/api/1.2/patches/67325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/","msgid":"<08829d31-820b-7dea-5609-de609bf69aa9@suse.com>","list_archive_url":null,"date":"2023-03-10T10:21:48","name":"[v2,05/14] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/mbox/"},{"id":67323,"url":"https://patchwork.plctlab.org/api/1.2/patches/67323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:22:16","name":"[v2,06/14] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/mbox/"},{"id":67326,"url":"https://patchwork.plctlab.org/api/1.2/patches/67326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/","msgid":"<667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com>","list_archive_url":null,"date":"2023-03-10T10:22:38","name":"[v2,07/14] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/mbox/"},{"id":67327,"url":"https://patchwork.plctlab.org/api/1.2/patches/67327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/","msgid":"<8d917f97-af55-11f3-a9f8-d5a209725336@suse.com>","list_archive_url":null,"date":"2023-03-10T10:23:40","name":"[v2,08/14] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/mbox/"},{"id":67328,"url":"https://patchwork.plctlab.org/api/1.2/patches/67328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/","msgid":"<010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:03","name":"[v2,09/14] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/mbox/"},{"id":67329,"url":"https://patchwork.plctlab.org/api/1.2/patches/67329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/","msgid":"<68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:53","name":"[v2,10/14] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/mbox/"},{"id":67330,"url":"https://patchwork.plctlab.org/api/1.2/patches/67330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:25:43","name":"[v2,11/14] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/mbox/"},{"id":67331,"url":"https://patchwork.plctlab.org/api/1.2/patches/67331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:26:03","name":"[v2,12/14] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/mbox/"},{"id":67332,"url":"https://patchwork.plctlab.org/api/1.2/patches/67332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/","msgid":"<2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com>","list_archive_url":null,"date":"2023-03-10T10:26:44","name":"[v2,13/14] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/mbox/"},{"id":67333,"url":"https://patchwork.plctlab.org/api/1.2/patches/67333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:27:47","name":"[RFC,v2,14/14] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/mbox/"},{"id":68729,"url":"https://patchwork.plctlab.org/api/1.2/patches/68729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/","msgid":"<20230313102216.355828-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-03-13T10:22:16","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/mbox/"},{"id":69242,"url":"https://patchwork.plctlab.org/api/1.2/patches/69242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:22","name":"gas/compress-debug.c init all of strm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/mbox/"},{"id":69243,"url":"https://patchwork.plctlab.org/api/1.2/patches/69243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:46","name":"gas/ecoff.c: don'\''t use zero struct copies to init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/mbox/"},{"id":69245,"url":"https://patchwork.plctlab.org/api/1.2/patches/69245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:09","name":"gas/dwarf2dbg.c init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/mbox/"},{"id":69244,"url":"https://patchwork.plctlab.org/api/1.2/patches/69244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:38","name":"gas .include and .incbin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/mbox/"},{"id":69246,"url":"https://patchwork.plctlab.org/api/1.2/patches/69246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:00","name":"gas/read.c: init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/mbox/"},{"id":69247,"url":"https://patchwork.plctlab.org/api/1.2/patches/69247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:31","name":"Sanity check read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/mbox/"},{"id":69248,"url":"https://patchwork.plctlab.org/api/1.2/patches/69248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:06:24","name":"objdump segfault after symbol table error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/mbox/"},{"id":69845,"url":"https://patchwork.plctlab.org/api/1.2/patches/69845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/","msgid":"<20230314220114.1117782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:12","name":"[v1,1/3] CHIP: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/mbox/"},{"id":69843,"url":"https://patchwork.plctlab.org/api/1.2/patches/69843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/","msgid":"<20230314220114.1117782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:13","name":"[v1,2/3] CHIP: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/mbox/"},{"id":69844,"url":"https://patchwork.plctlab.org/api/1.2/patches/69844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/","msgid":"<20230314220114.1117782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:14","name":"[v1,3/3] CHIP: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/mbox/"},{"id":70532,"url":"https://patchwork.plctlab.org/api/1.2/patches/70532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T00:58:20","name":"PR30217, dynamic relocations using local dynamic symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/mbox/"},{"id":70595,"url":"https://patchwork.plctlab.org/api/1.2/patches/70595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T07:01:08","name":"cpu/mem.opc whitespace tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/mbox/"},{"id":70703,"url":"https://patchwork.plctlab.org/api/1.2/patches/70703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/","msgid":"<20230316101736.482737-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:32","name":"[1/5] configure: add new target aarch64-*-nto*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/mbox/"},{"id":70705,"url":"https://patchwork.plctlab.org/api/1.2/patches/70705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/","msgid":"<20230316101736.482737-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:33","name":"[2/5] readelf: add support for QNT_STACK note subsections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/mbox/"},{"id":70706,"url":"https://patchwork.plctlab.org/api/1.2/patches/70706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/","msgid":"<20230316101736.482737-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:34","name":"[3/5] ld: add support of QNX stack arguments for aarch64nto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/mbox/"},{"id":70704,"url":"https://patchwork.plctlab.org/api/1.2/patches/70704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/","msgid":"<20230316101736.482737-5-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:35","name":"[4/5] ld/testsuite: add aarch64nto to ld-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/mbox/"},{"id":70707,"url":"https://patchwork.plctlab.org/api/1.2/patches/70707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/","msgid":"<20230316101736.482737-6-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:36","name":"[5/5] ld/testsuite: disable ilp32 tests for aarch64-qnx","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/mbox/"},{"id":70782,"url":"https://patchwork.plctlab.org/api/1.2/patches/70782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/","msgid":"<20230316132101.205752-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-03-16T13:21:01","name":"Re: Add --enable-linker-version option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/mbox/"},{"id":71031,"url":"https://patchwork.plctlab.org/api/1.2/patches/71031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/","msgid":"<20230317015323.567132-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-17T01:53:23","name":"RISC-V: Adjust the '\''print_insn'\'' return value of disassembling.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/mbox/"},{"id":71117,"url":"https://patchwork.plctlab.org/api/1.2/patches/71117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/","msgid":"","list_archive_url":null,"date":"2023-03-17T07:50:42","name":"Add support to readelf for the PT_OPENBSD_MUTABLE segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/mbox/"},{"id":71230,"url":"https://patchwork.plctlab.org/api/1.2/patches/71230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:41:27","name":"strange segfault i386-dis.c:9815:28","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/mbox/"},{"id":71234,"url":"https://patchwork.plctlab.org/api/1.2/patches/71234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:45:44","name":"Another source_sh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/mbox/"},{"id":71237,"url":"https://patchwork.plctlab.org/api/1.2/patches/71237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:46:10","name":"mach-o: out of memory in get_dynamic_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/mbox/"},{"id":71244,"url":"https://patchwork.plctlab.org/api/1.2/patches/71244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/","msgid":"<20230317105552.82190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-17T10:55:52","name":"RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/mbox/"},{"id":71345,"url":"https://patchwork.plctlab.org/api/1.2/patches/71345/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:44","name":"[1/2] Reloc howto access broken for BPF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/mbox/"},{"id":71346,"url":"https://patchwork.plctlab.org/api/1.2/patches/71346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-3-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:45","name":"[2/2] Changed ld and gas BPF tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/mbox/"},{"id":71521,"url":"https://patchwork.plctlab.org/api/1.2/patches/71521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/","msgid":"<20230317233448.1832535-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-17T23:34:48","name":"[Review,is,neded] gprofng: Use prototype to call libc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":71749,"url":"https://patchwork.plctlab.org/api/1.2/patches/71749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:02","name":"ctf segfaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/mbox/"},{"id":71751,"url":"https://patchwork.plctlab.org/api/1.2/patches/71751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:44","name":"Another sanity check for read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/mbox/"},{"id":71752,"url":"https://patchwork.plctlab.org/api/1.2/patches/71752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:52:25","name":"rewrite_elf_program_header and want_p_paddr_set_to_zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/mbox/"},{"id":71753,"url":"https://patchwork.plctlab.org/api/1.2/patches/71753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:04","name":"XCOFF archive sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/mbox/"},{"id":71754,"url":"https://patchwork.plctlab.org/api/1.2/patches/71754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:34","name":"Regen ld/po/BLD-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/mbox/"},{"id":71942,"url":"https://patchwork.plctlab.org/api/1.2/patches/71942/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/","msgid":"<20230320033444.2819-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-20T03:34:44","name":"[v2] RISC-V: Fix disassemble fetch fail return value.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/mbox/"},{"id":72083,"url":"https://patchwork.plctlab.org/api/1.2/patches/72083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-20T10:33:27","name":"libctf: unused variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/mbox/"},{"id":72295,"url":"https://patchwork.plctlab.org/api/1.2/patches/72295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/","msgid":"<20230320170313.354203-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-20T17:03:13","name":"x86: Check unbalanced braces in memory reference","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/mbox/"},{"id":72904,"url":"https://patchwork.plctlab.org/api/1.2/patches/72904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/","msgid":"<20230321142839.672428-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:39","name":"[1/3] bfd: aarch64: Refactor stub sizing code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/mbox/"},{"id":72903,"url":"https://patchwork.plctlab.org/api/1.2/patches/72903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/","msgid":"<20230321142848.672474-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:48","name":"[2/3] bfd: aarch64: Fix stubs that may break BTI PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/mbox/"},{"id":72905,"url":"https://patchwork.plctlab.org/api/1.2/patches/72905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/","msgid":"<20230321142857.672520-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:57","name":"[3/3] bfd: aarch64: Optimize BTI stubs PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/mbox/"},{"id":73096,"url":"https://patchwork.plctlab.org/api/1.2/patches/73096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:11","name":"gas: expand_irp memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/mbox/"},{"id":73098,"url":"https://patchwork.plctlab.org/api/1.2/patches/73098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:56","name":"XCOFF: use bfd_coff_close_and_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/mbox/"},{"id":73100,"url":"https://patchwork.plctlab.org/api/1.2/patches/73100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:41:38","name":"PE fake section for C_SECTION syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/mbox/"},{"id":73101,"url":"https://patchwork.plctlab.org/api/1.2/patches/73101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:47:09","name":"PR17910 sym string offset check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/mbox/"},{"id":73102,"url":"https://patchwork.plctlab.org/api/1.2/patches/73102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:48:01","name":"Sanity check coff-sh and coff-mcore sym string offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/mbox/"},{"id":73105,"url":"https://patchwork.plctlab.org/api/1.2/patches/73105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T23:10:52","name":"Remove unnecessary memsets in sframe-dump.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/mbox/"},{"id":73115,"url":"https://patchwork.plctlab.org/api/1.2/patches/73115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-22T00:13:39","name":"coff_get_normalized_symtab bfd_release","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/mbox/"},{"id":73996,"url":"https://patchwork.plctlab.org/api/1.2/patches/73996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/","msgid":"<20230323105959.1449936-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-23T10:59:59","name":"MIPS: fix loongson3 llsc workaround","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/mbox/"},{"id":74094,"url":"https://patchwork.plctlab.org/api/1.2/patches/74094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-23T14:30:15","name":"Arm64/ELF: accept relocations against STN_UNDEF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/mbox/"},{"id":74480,"url":"https://patchwork.plctlab.org/api/1.2/patches/74480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:33:11","name":"Tidy dwarf1 cached section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/mbox/"},{"id":74481,"url":"https://patchwork.plctlab.org/api/1.2/patches/74481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:35:25","name":"Tidy string_ptr increment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/mbox/"},{"id":74544,"url":"https://patchwork.plctlab.org/api/1.2/patches/74544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:22","name":"[1/4] libctf: fix assertion failure with no system qsort_r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/mbox/"},{"id":74545,"url":"https://patchwork.plctlab.org/api/1.2/patches/74545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:23","name":"[2/4] libctf: work around an uninitialized variable warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/mbox/"},{"id":74547,"url":"https://patchwork.plctlab.org/api/1.2/patches/74547/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:24","name":"[3/4] libctf: fix a comment typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/mbox/"},{"id":74546,"url":"https://patchwork.plctlab.org/api/1.2/patches/74546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:25","name":"[4/4] libctf: get the offsets of fields of unnamed structs/unions right","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/mbox/"},{"id":74560,"url":"https://patchwork.plctlab.org/api/1.2/patches/74560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-03-24T14:02:55","name":"[Bug,gold/30187] ld.bfd and ld.gold versions in .comment section of ELF files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/mbox/"},{"id":74795,"url":"https://patchwork.plctlab.org/api/1.2/patches/74795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/","msgid":"<20230325004113.22673-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:11","name":"[1/3] RISC-V: Extract the ld code which are too complicated, and may be reused.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/mbox/"},{"id":74798,"url":"https://patchwork.plctlab.org/api/1.2/patches/74798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/","msgid":"<20230325004113.22673-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:12","name":"[2/3] RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/mbox/"},{"id":74796,"url":"https://patchwork.plctlab.org/api/1.2/patches/74796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/","msgid":"<20230325004113.22673-3-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:13","name":"[3/3] RISC-V: PR28789, Reject R_RISCV_PCREL relocations with ABS symbol in PIC/PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/mbox/"},{"id":75166,"url":"https://patchwork.plctlab.org/api/1.2/patches/75166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/","msgid":"<20230326231111.3207581-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-26T23:11:11","name":"[Review,is,neded] gprofng: 30089 [display text] Invalid number of threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":75242,"url":"https://patchwork.plctlab.org/api/1.2/patches/75242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:06","name":"[RFC,v2,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/mbox/"},{"id":75245,"url":"https://patchwork.plctlab.org/api/1.2/patches/75245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:07","name":"[RFC,v2,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/mbox/"},{"id":75347,"url":"https://patchwork.plctlab.org/api/1.2/patches/75347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:24:01","name":"XCOFF sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/mbox/"},{"id":75348,"url":"https://patchwork.plctlab.org/api/1.2/patches/75348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:25:40","name":"Duplicate DW_AT_call_file leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/mbox/"},{"id":75350,"url":"https://patchwork.plctlab.org/api/1.2/patches/75350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:27:40","name":"coffgrok access of u.auxent.x_sym.x_tagndx.p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/mbox/"},{"id":75351,"url":"https://patchwork.plctlab.org/api/1.2/patches/75351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:28:17","name":"Set proper union selector tag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/mbox/"},{"id":75353,"url":"https://patchwork.plctlab.org/api/1.2/patches/75353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:31:59","name":"Use stdint types in coff internal_auxent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/mbox/"},{"id":75354,"url":"https://patchwork.plctlab.org/api/1.2/patches/75354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:32:42","name":"Remove coff_pointerize_aux table_end param","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/mbox/"},{"id":75355,"url":"https://patchwork.plctlab.org/api/1.2/patches/75355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:33:28","name":"Tidy tc-ppc.c XCOFF auxent access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/mbox/"},{"id":75768,"url":"https://patchwork.plctlab.org/api/1.2/patches/75768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T02:09:20","name":"ubsan: elfnn-aarch64.c:4595:19: runtime error: load of value 190","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/mbox/"},{"id":75974,"url":"https://patchwork.plctlab.org/api/1.2/patches/75974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T10:37:26","name":"Avoid undefined behaviour in m68hc11 md_begin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/mbox/"},{"id":76299,"url":"https://patchwork.plctlab.org/api/1.2/patches/76299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/","msgid":"<20230328230249.274759-2-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:47","name":"[1/3] Add Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/mbox/"},{"id":76298,"url":"https://patchwork.plctlab.org/api/1.2/patches/76298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/","msgid":"<20230328230249.274759-3-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:48","name":"[2/3] Add rotation instructions to allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/mbox/"},{"id":76300,"url":"https://patchwork.plctlab.org/api/1.2/patches/76300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/","msgid":"<20230328230249.274759-4-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:49","name":"[3/3] Adding more instructions to Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/mbox/"},{"id":76303,"url":"https://patchwork.plctlab.org/api/1.2/patches/76303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T23:20:07","name":"ld testsuite CFLAGS_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/mbox/"},{"id":76347,"url":"https://patchwork.plctlab.org/api/1.2/patches/76347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-29T02:50:59","name":"Sanity check section size in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/mbox/"},{"id":76561,"url":"https://patchwork.plctlab.org/api/1.2/patches/76561/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/","msgid":"<2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de>","list_archive_url":null,"date":"2023-03-29T12:44:50","name":"RFC: Add ELF note for description with JSON data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/mbox/"},{"id":76636,"url":"https://patchwork.plctlab.org/api/1.2/patches/76636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/","msgid":"<87v8ijmxjh.fsf@redhat.com>","list_archive_url":null,"date":"2023-03-29T14:39:46","name":"RFC: Can static executables contain relocations against symbols ?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/mbox/"},{"id":76860,"url":"https://patchwork.plctlab.org/api/1.2/patches/76860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T00:08:03","name":"[COMMITTED] Fix typo in ld manual --enable-non-contiguous-regions example","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/mbox/"},{"id":76881,"url":"https://patchwork.plctlab.org/api/1.2/patches/76881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:48:57","name":"Tidy memory on addr2line failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/mbox/"},{"id":76882,"url":"https://patchwork.plctlab.org/api/1.2/patches/76882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:49:29","name":"Tidy leaked objcopy memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/mbox/"},{"id":76887,"url":"https://patchwork.plctlab.org/api/1.2/patches/76887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:50:10","name":"Fix memory leak in bfd_get_debug_link_info_1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/mbox/"},{"id":77007,"url":"https://patchwork.plctlab.org/api/1.2/patches/77007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/","msgid":"<20230330101245.3327499-1-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:12:45","name":"aarch64: Add sme-i16i64 and sme-f64f64 aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/mbox/"},{"id":77019,"url":"https://patchwork.plctlab.org/api/1.2/patches/77019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:17","name":"[01/43] aarch64: Fix PSEL opcode mask","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/mbox/"},{"id":77024,"url":"https://patchwork.plctlab.org/api/1.2/patches/77024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:18","name":"[02/43] aarch64: Restrict range of PRFM opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/mbox/"},{"id":77016,"url":"https://patchwork.plctlab.org/api/1.2/patches/77016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:19","name":"[03/43] aarch64: Fix SVE2 register/immediate distinction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/mbox/"},{"id":77017,"url":"https://patchwork.plctlab.org/api/1.2/patches/77017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:20","name":"[04/43] aarch64: Make SME instructions use F_STRICT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/mbox/"},{"id":77031,"url":"https://patchwork.plctlab.org/api/1.2/patches/77031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:21","name":"[05/43] aarch64: Use aarch64_operand_error more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/mbox/"},{"id":77021,"url":"https://patchwork.plctlab.org/api/1.2/patches/77021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-7-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:22","name":"[06/43] aarch64: Rename REG_TYPE_ZA* to REG_TYPE_ZAT*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/mbox/"},{"id":77018,"url":"https://patchwork.plctlab.org/api/1.2/patches/77018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:23","name":"[07/43] aarch64: Add REG_TYPE_ZATHV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/mbox/"},{"id":77020,"url":"https://patchwork.plctlab.org/api/1.2/patches/77020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-9-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:24","name":"[08/43] aarch64: Move vectype_to_qualifier further up","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/mbox/"},{"id":77022,"url":"https://patchwork.plctlab.org/api/1.2/patches/77022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-10-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:25","name":"[09/43] aarch64: Rework parse_typed_reg interface","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/mbox/"},{"id":77027,"url":"https://patchwork.plctlab.org/api/1.2/patches/77027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:26","name":"[10/43] aarch64: Reuse parse_typed_reg for ZA tiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/mbox/"},{"id":77037,"url":"https://patchwork.plctlab.org/api/1.2/patches/77037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:27","name":"[11/43] aarch64: Consolidate ZA tile range checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/mbox/"},{"id":77034,"url":"https://patchwork.plctlab.org/api/1.2/patches/77034/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-13-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:28","name":"[12/43] aarch64: Treat ZA as a register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/mbox/"},{"id":77029,"url":"https://patchwork.plctlab.org/api/1.2/patches/77029/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:29","name":"[13/43] aarch64: Rename za_tile_vector to za_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/mbox/"},{"id":77043,"url":"https://patchwork.plctlab.org/api/1.2/patches/77043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-15-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:30","name":"[14/43] aarch64: Make indexed_za use 64-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/mbox/"},{"id":77041,"url":"https://patchwork.plctlab.org/api/1.2/patches/77041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-16-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:31","name":"[15/43] aarch64: Pass aarch64_indexed_za to parsers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/mbox/"},{"id":77045,"url":"https://patchwork.plctlab.org/api/1.2/patches/77045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-17-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:32","name":"[16/43] aarch64: Move ZA range checks to aarch64-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/mbox/"},{"id":77048,"url":"https://patchwork.plctlab.org/api/1.2/patches/77048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-18-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:33","name":"[17/43] aarch64: Consolidate ZA slice parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/mbox/"},{"id":77046,"url":"https://patchwork.plctlab.org/api/1.2/patches/77046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-19-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:34","name":"[18/43] aarch64: Commonise index parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/mbox/"},{"id":77053,"url":"https://patchwork.plctlab.org/api/1.2/patches/77053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-20-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:35","name":"[19/43] aarch64: Move w12-w15 range check to libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/mbox/"},{"id":77032,"url":"https://patchwork.plctlab.org/api/1.2/patches/77032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-21-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:36","name":"[20/43] aarch64: Tweak error for missing immediate offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/mbox/"},{"id":77058,"url":"https://patchwork.plctlab.org/api/1.2/patches/77058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-22-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:37","name":"[21/43] aarch64: Tweak errors for base & offset registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/mbox/"},{"id":77056,"url":"https://patchwork.plctlab.org/api/1.2/patches/77056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:38","name":"[22/43] aarch64: Tweak parsing of integer & FP registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/mbox/"},{"id":77052,"url":"https://patchwork.plctlab.org/api/1.2/patches/77052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:39","name":"[23/43] aarch64: Improve errors for malformed register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/mbox/"},{"id":77064,"url":"https://patchwork.plctlab.org/api/1.2/patches/77064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:40","name":"[24/43] aarch64: Try to avoid inappropriate default errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/mbox/"},{"id":77070,"url":"https://patchwork.plctlab.org/api/1.2/patches/77070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:41","name":"[25/43] aarch64: Rework reporting of failed register checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/mbox/"},{"id":77050,"url":"https://patchwork.plctlab.org/api/1.2/patches/77050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-27-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:42","name":"[26/43] aarch64: Update operand_mismatch_kind_names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/mbox/"},{"id":77054,"url":"https://patchwork.plctlab.org/api/1.2/patches/77054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-28-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:43","name":"[27/43] aarch64: Deprioritise AARCH64_OPDE_REG_LIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/mbox/"},{"id":77042,"url":"https://patchwork.plctlab.org/api/1.2/patches/77042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-29-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:44","name":"[28/43] aarch64: Add an error code for out-of-range registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/mbox/"},{"id":77060,"url":"https://patchwork.plctlab.org/api/1.2/patches/77060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-30-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:45","name":"[29/43] aarch64: Commonise checks for index operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/mbox/"},{"id":77066,"url":"https://patchwork.plctlab.org/api/1.2/patches/77066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-31-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:46","name":"[30/43] aarch64: Add an operand class for SVE register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/mbox/"},{"id":77067,"url":"https://patchwork.plctlab.org/api/1.2/patches/77067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-32-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:47","name":"[31/43] aarch64: Make AARCH64_OPDE_REG_LIST take a bitfield","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/mbox/"},{"id":77047,"url":"https://patchwork.plctlab.org/api/1.2/patches/77047/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-33-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:48","name":"[32/43] aarch64: Tweak register list errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/mbox/"},{"id":77072,"url":"https://patchwork.plctlab.org/api/1.2/patches/77072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-34-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:49","name":"[33/43] aarch64: Try to report invalid variants against the closest match","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/mbox/"},{"id":77051,"url":"https://patchwork.plctlab.org/api/1.2/patches/77051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-35-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:50","name":"[34/43] aarch64: Tweak priorities of parsing-related errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/mbox/"},{"id":77079,"url":"https://patchwork.plctlab.org/api/1.2/patches/77079/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-36-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:51","name":"[35/43] aarch64: Rename aarch64-tbl.h OP_SME_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/mbox/"},{"id":77055,"url":"https://patchwork.plctlab.org/api/1.2/patches/77055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-37-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:52","name":"[36/43] aarch64: Reorder some OP_SVE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/mbox/"},{"id":77082,"url":"https://patchwork.plctlab.org/api/1.2/patches/77082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-38-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:53","name":"[37/43] aarch64: Add a aarch64_cpu_supports_inst_p helper","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/mbox/"},{"id":77068,"url":"https://patchwork.plctlab.org/api/1.2/patches/77068/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-39-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:54","name":"[38/43] aarch64: Rename some of GAS'\''s REG_TYPE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/mbox/"},{"id":77073,"url":"https://patchwork.plctlab.org/api/1.2/patches/77073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-40-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:55","name":"[39/43] aarch64: Regularise FLD_* suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/mbox/"},{"id":77084,"url":"https://patchwork.plctlab.org/api/1.2/patches/77084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-41-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:56","name":"[40/43] aarch64: Resync field names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/mbox/"},{"id":77077,"url":"https://patchwork.plctlab.org/api/1.2/patches/77077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-42-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:57","name":"[41/43] aarch64: Sort fields alphanumerically","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/mbox/"},{"id":77063,"url":"https://patchwork.plctlab.org/api/1.2/patches/77063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-43-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:58","name":"[42/43] aarch64: Add support for strided register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/mbox/"},{"id":77078,"url":"https://patchwork.plctlab.org/api/1.2/patches/77078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-44-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:59","name":"[43/43] aarch64: Prefer register ranges & support wrapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/mbox/"},{"id":77086,"url":"https://patchwork.plctlab.org/api/1.2/patches/77086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:16","name":"[01/31] aarch64: Add +sme2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/mbox/"},{"id":77090,"url":"https://patchwork.plctlab.org/api/1.2/patches/77090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:17","name":"[02/31] aarch64: Add a _10 suffix to FLD_imm3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/mbox/"},{"id":77076,"url":"https://patchwork.plctlab.org/api/1.2/patches/77076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:18","name":"[03/31] aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/mbox/"},{"id":77083,"url":"https://patchwork.plctlab.org/api/1.2/patches/77083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:19","name":"[04/31] aarch64: Add support for vgx2 and vgx4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/mbox/"},{"id":77081,"url":"https://patchwork.plctlab.org/api/1.2/patches/77081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:20","name":"[05/31] aarch64; Add support for vector offset ranges","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/mbox/"},{"id":77085,"url":"https://patchwork.plctlab.org/api/1.2/patches/77085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:22","name":"[07/31] aarch64: Add the SME2 MOVA instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/mbox/"},{"id":77071,"url":"https://patchwork.plctlab.org/api/1.2/patches/77071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:25","name":"[10/31] aarch64: Add the SME2 ZT0 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/mbox/"},{"id":77080,"url":"https://patchwork.plctlab.org/api/1.2/patches/77080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:26","name":"[11/31] aarch64: Add the SME2 ADD and SUB instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/mbox/"},{"id":77087,"url":"https://patchwork.plctlab.org/api/1.2/patches/77087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:28","name":"[13/31] aarch64: Add the SME2 FMLA and FMLS instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/mbox/"},{"id":77093,"url":"https://patchwork.plctlab.org/api/1.2/patches/77093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:37","name":"[22/31] aarch64: Add the SME2 saturating conversion instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/mbox/"},{"id":77091,"url":"https://patchwork.plctlab.org/api/1.2/patches/77091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:38","name":"[23/31] aarch64: Add the SME2 shift instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/mbox/"},{"id":77095,"url":"https://patchwork.plctlab.org/api/1.2/patches/77095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:39","name":"[24/31] aarch64: Add the SME2 UNPK instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/mbox/"},{"id":77092,"url":"https://patchwork.plctlab.org/api/1.2/patches/77092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:40","name":"[25/31] aarch64: Add the SME2 UZP and ZIP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/mbox/"},{"id":77097,"url":"https://patchwork.plctlab.org/api/1.2/patches/77097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:27","name":"[RFC,v3,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/mbox/"},{"id":77098,"url":"https://patchwork.plctlab.org/api/1.2/patches/77098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:28","name":"[RFC,v3,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/mbox/"},{"id":77244,"url":"https://patchwork.plctlab.org/api/1.2/patches/77244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T16:02:22","name":"aarch64: Remove stray reglist variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/mbox/"},{"id":77311,"url":"https://patchwork.plctlab.org/api/1.2/patches/77311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/","msgid":"<20230330164214.735462-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-30T16:42:14","name":"lto: Don'\''t add indirect symbols for versioned aliases in IR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/mbox/"},{"id":77350,"url":"https://patchwork.plctlab.org/api/1.2/patches/77350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:37","name":"[RFC,v4,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/mbox/"},{"id":77351,"url":"https://patchwork.plctlab.org/api/1.2/patches/77351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:38","name":"[RFC,v4,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/mbox/"},{"id":77708,"url":"https://patchwork.plctlab.org/api/1.2/patches/77708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:04:54","name":"[1/3] x86: parse_real_register() does not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/mbox/"},{"id":77709,"url":"https://patchwork.plctlab.org/api/1.2/patches/77709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:05:53","name":"[2/3] x86: parse_register() must not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/mbox/"},{"id":77710,"url":"https://patchwork.plctlab.org/api/1.2/patches/77710/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:07:04","name":"[3/3] gas: document that get_symbol_name() can clobber the input buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/mbox/"},{"id":77794,"url":"https://patchwork.plctlab.org/api/1.2/patches/77794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T14:19:21","name":"bfd+ld: when / whether to generate .c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/mbox/"},{"id":20,"url":"https://patchwork.plctlab.org/api/1.2/bundles/20/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-04","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":78307,"url":"https://patchwork.plctlab.org/api/1.2/patches/78307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:22:30","name":"Memory leak in process_abbrev_set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/mbox/"},{"id":78308,"url":"https://patchwork.plctlab.org/api/1.2/patches/78308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:03","name":"rddbg.c stabs FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/mbox/"},{"id":78309,"url":"https://patchwork.plctlab.org/api/1.2/patches/78309/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:33","name":"ubsan: aarch64 parse_vector_reg_list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/mbox/"},{"id":78310,"url":"https://patchwork.plctlab.org/api/1.2/patches/78310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:24:11","name":"asan: heap buffer overflow printing ecoff debug info file name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/mbox/"},{"id":78375,"url":"https://patchwork.plctlab.org/api/1.2/patches/78375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/","msgid":"<20230403071118.2097883-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-03T07:11:18","name":"Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/mbox/"},{"id":78496,"url":"https://patchwork.plctlab.org/api/1.2/patches/78496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/","msgid":"<20230403110635.23391-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-03T11:06:35","name":"[v2] MIPS: the default output fellows triple and with-arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/mbox/"},{"id":78553,"url":"https://patchwork.plctlab.org/api/1.2/patches/78553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-03T13:44:04","name":"asan: csky floatformat_to_double uninitialised value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/mbox/"},{"id":78838,"url":"https://patchwork.plctlab.org/api/1.2/patches/78838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-04T03:49:07","name":"Use bfd_alloc memory for read_debugging_info storage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/mbox/"},{"id":78868,"url":"https://patchwork.plctlab.org/api/1.2/patches/78868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/","msgid":"<9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:15","name":"[1/8] x86: move fetch error handling into a helper function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/mbox/"},{"id":78869,"url":"https://patchwork.plctlab.org/api/1.2/patches/78869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/","msgid":"<39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:37","name":"[2/8] x86: change fetch error handling in top-level function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/mbox/"},{"id":78870,"url":"https://patchwork.plctlab.org/api/1.2/patches/78870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/","msgid":"<838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:59:17","name":"[3/8] x86: change fetch error handling in ckprefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/mbox/"},{"id":78871,"url":"https://patchwork.plctlab.org/api/1.2/patches/78871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T06:59:49","name":"[4/8] x86: change fetch error handling in get_valid_dis386()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/mbox/"},{"id":78872,"url":"https://patchwork.plctlab.org/api/1.2/patches/78872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/","msgid":"<3231104b-ffc0-e471-79be-f18e14c3264e@suse.com>","list_archive_url":null,"date":"2023-04-04T07:00:24","name":"[5/8] x86: change fetch error handling when processing operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/mbox/"},{"id":78873,"url":"https://patchwork.plctlab.org/api/1.2/patches/78873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T07:00:46","name":"[6/8] x86: change fetch error handling for get()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/mbox/"},{"id":78874,"url":"https://patchwork.plctlab.org/api/1.2/patches/78874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/","msgid":"<9375ae85-ac76-2081-547d-55803c97aadf@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:04","name":"[7/8] x86: drop use of setjmp() from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/mbox/"},{"id":78875,"url":"https://patchwork.plctlab.org/api/1.2/patches/78875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/","msgid":"<4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:31","name":"[8/8] x86: drop (explicit) BFD64 dependency from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/mbox/"},{"id":79194,"url":"https://patchwork.plctlab.org/api/1.2/patches/79194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-04-04T15:07:13","name":"bfd: add version check to makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":79999,"url":"https://patchwork.plctlab.org/api/1.2/patches/79999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:09","name":"objcopy write_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/mbox/"},{"id":80000,"url":"https://patchwork.plctlab.org/api/1.2/patches/80000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:37","name":"gas/write.c use better types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/mbox/"},{"id":80002,"url":"https://patchwork.plctlab.org/api/1.2/patches/80002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:24","name":"objdump -g on gcc COFF/PE files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/mbox/"},{"id":80003,"url":"https://patchwork.plctlab.org/api/1.2/patches/80003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:48","name":"objdump print_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/mbox/"},{"id":80108,"url":"https://patchwork.plctlab.org/api/1.2/patches/80108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/","msgid":"<20230406071732.2092853-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-06T07:17:32","name":"[v2] Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/mbox/"},{"id":80642,"url":"https://patchwork.plctlab.org/api/1.2/patches/80642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/","msgid":"<20230407032809.3763561-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-07T03:28:09","name":"x86: Add inval tests for AMX instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/mbox/"},{"id":80675,"url":"https://patchwork.plctlab.org/api/1.2/patches/80675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/","msgid":"<20230407073501.66953-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-04-07T07:35:01","name":"Add unclosed macros.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/mbox/"},{"id":81057,"url":"https://patchwork.plctlab.org/api/1.2/patches/81057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:24","name":"[1/3] libctf, tests: do not assume host and target have identical field offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/mbox/"},{"id":81059,"url":"https://patchwork.plctlab.org/api/1.2/patches/81059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:25","name":"[2/3] libctf: propagate errors from parents correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/mbox/"},{"id":81058,"url":"https://patchwork.plctlab.org/api/1.2/patches/81058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:26","name":"[3/3] libctf, link: fix CU-mapped links with CTF_LINK_EMPTY_CU_MAPPINGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/mbox/"},{"id":81328,"url":"https://patchwork.plctlab.org/api/1.2/patches/81328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/","msgid":"<745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org>","list_archive_url":null,"date":"2023-04-09T22:55:13","name":"bfd: optimize bfd_elf_hash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/mbox/"},{"id":81368,"url":"https://patchwork.plctlab.org/api/1.2/patches/81368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/","msgid":"<20230410065101.822124-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-10T06:51:01","name":"[v3] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/mbox/"},{"id":82223,"url":"https://patchwork.plctlab.org/api/1.2/patches/82223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:09","name":"Comment typo fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/mbox/"},{"id":82224,"url":"https://patchwork.plctlab.org/api/1.2/patches/82224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:44","name":"pe_ILF_object_p and bfd_check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/mbox/"},{"id":82225,"url":"https://patchwork.plctlab.org/api/1.2/patches/82225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:33:14","name":"Fail of x86_64 AMX-COMPLEX insns (Intel disassembly)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/mbox/"},{"id":82226,"url":"https://patchwork.plctlab.org/api/1.2/patches/82226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:34:08","name":"ubsan: dwarf2.c:2232:7: runtime error: index 16 out of bounds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/mbox/"},{"id":82246,"url":"https://patchwork.plctlab.org/api/1.2/patches/82246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T05:11:42","name":"PR30326, uninitialised value in objdump compare_relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/mbox/"},{"id":82545,"url":"https://patchwork.plctlab.org/api/1.2/patches/82545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/","msgid":"<20230412154444.1741657-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-12T15:44:44","name":"[committed] arc: remove faulty instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/mbox/"},{"id":82801,"url":"https://patchwork.plctlab.org/api/1.2/patches/82801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-13T05:40:30","name":"Preserve a few more bfd fields in check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/mbox/"},{"id":82831,"url":"https://patchwork.plctlab.org/api/1.2/patches/82831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/","msgid":"<20230413070544.1961068-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:05:44","name":"[committed] arc: Update GAS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/mbox/"},{"id":82839,"url":"https://patchwork.plctlab.org/api/1.2/patches/82839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/","msgid":"<20230413073144.1973667-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:31:44","name":"[committed] arc: Update ARC'\''s CFI tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/mbox/"},{"id":82843,"url":"https://patchwork.plctlab.org/api/1.2/patches/82843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/","msgid":"<20230413074914.354662-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-04-13T07:49:14","name":"ld: build libdep plugin only when shared library support is enabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/mbox/"},{"id":82854,"url":"https://patchwork.plctlab.org/api/1.2/patches/82854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/","msgid":"<20230413082502.2009382-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T08:25:02","name":"[committed] arc: Update ARC specific linker tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/mbox/"},{"id":82982,"url":"https://patchwork.plctlab.org/api/1.2/patches/82982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/","msgid":"<20230413133654.71247-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-04-13T13:36:54","name":"[RFC,v5] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/mbox/"},{"id":83244,"url":"https://patchwork.plctlab.org/api/1.2/patches/83244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/","msgid":"<20230414061935.1252692-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-14T06:19:35","name":"Symbols with GOT relocatios do not fix adjustbale","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/mbox/"},{"id":83259,"url":"https://patchwork.plctlab.org/api/1.2/patches/83259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/","msgid":"<20230414072046.1639896-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-14T07:20:46","name":"[v3] MIPS: the default output fellows triple","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/mbox/"},{"id":83780,"url":"https://patchwork.plctlab.org/api/1.2/patches/83780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416005921.3061576-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T00:59:21","name":"[Review,is,neded] gprofng: Update documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":83922,"url":"https://patchwork.plctlab.org/api/1.2/patches/83922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/","msgid":"","list_archive_url":null,"date":"2023-04-16T19:47:11","name":"[gas,documentation] Describe handling of opcodes for relaxation a bit better","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/mbox/"},{"id":83932,"url":"https://patchwork.plctlab.org/api/1.2/patches/83932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416210122.3363899-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T21:01:22","name":"[Review,is,neded] gprofng: 30360 Seg. Fault when application uses std::thread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":84106,"url":"https://patchwork.plctlab.org/api/1.2/patches/84106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/","msgid":"<20230417095443.73581-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-17T09:54:43","name":"RISC-V: Optimize relaxation of gp with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/mbox/"},{"id":84192,"url":"https://patchwork.plctlab.org/api/1.2/patches/84192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/","msgid":"<20230417121633.68761-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-04-17T12:16:33","name":"RISC-V: Cache the latest mapping symbol and its boundary.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/mbox/"},{"id":84514,"url":"https://patchwork.plctlab.org/api/1.2/patches/84514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:05","name":"objdump buffer overflow in fetch_indexed_string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/mbox/"},{"id":84515,"url":"https://patchwork.plctlab.org/api/1.2/patches/84515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:51","name":"objdump use of uninitialised value in pr_string_field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/mbox/"},{"id":84879,"url":"https://patchwork.plctlab.org/api/1.2/patches/84879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:18","name":"[v4,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/mbox/"},{"id":84880,"url":"https://patchwork.plctlab.org/api/1.2/patches/84880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:19","name":"[v4,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/mbox/"},{"id":84915,"url":"https://patchwork.plctlab.org/api/1.2/patches/84915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-18T15:12:12","name":"section-select: Fix performance problem (PR30367)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/mbox/"},{"id":85574,"url":"https://patchwork.plctlab.org/api/1.2/patches/85574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:20","name":"[COMMITTED,1/6] gas: sframe: use ATTRIBUTE_UNUSED consistently","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/mbox/"},{"id":85578,"url":"https://patchwork.plctlab.org/api/1.2/patches/85578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:21","name":"[COMMITTED,2/6] gas: sframe: fix comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/mbox/"},{"id":85575,"url":"https://patchwork.plctlab.org/api/1.2/patches/85575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:22","name":"[COMMITTED,3/6] libsframe: use return type of bool for predicate functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/mbox/"},{"id":85577,"url":"https://patchwork.plctlab.org/api/1.2/patches/85577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:23","name":"[COMMITTED,4/6] sframe: correct some typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/mbox/"},{"id":85576,"url":"https://patchwork.plctlab.org/api/1.2/patches/85576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:24","name":"[COMMITTED,5/6] libsframe: use consistent function argument names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/mbox/"},{"id":85579,"url":"https://patchwork.plctlab.org/api/1.2/patches/85579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:25","name":"[COMMITTED,6/6] libsframe: minor formatting fixes in sframe_encoder_write_fre","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/mbox/"},{"id":85638,"url":"https://patchwork.plctlab.org/api/1.2/patches/85638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:05:15","name":"buffer overflow in print_symname","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/mbox/"},{"id":85639,"url":"https://patchwork.plctlab.org/api/1.2/patches/85639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:07:34","name":"Yet another out-of-memory fuzzed object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/mbox/"},{"id":85640,"url":"https://patchwork.plctlab.org/api/1.2/patches/85640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:08:12","name":"ubsan: signed integer overflow in display_debug_lines_raw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/mbox/"},{"id":85641,"url":"https://patchwork.plctlab.org/api/1.2/patches/85641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:10:02","name":"PR30343 infrastructure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/mbox/"},{"id":85642,"url":"https://patchwork.plctlab.org/api/1.2/patches/85642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:11:16","name":"sh4-linux segfaults running ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/mbox/"},{"id":85912,"url":"https://patchwork.plctlab.org/api/1.2/patches/85912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:01","name":"[v5,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/mbox/"},{"id":85913,"url":"https://patchwork.plctlab.org/api/1.2/patches/85913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:02","name":"[v5,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/mbox/"},{"id":86103,"url":"https://patchwork.plctlab.org/api/1.2/patches/86103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:38:55","name":"Delete struct artdata archive_head","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/mbox/"},{"id":86104,"url":"https://patchwork.plctlab.org/api/1.2/patches/86104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:49:25","name":"Keeping track of rs6000-coff archive element pointers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/mbox/"},{"id":86139,"url":"https://patchwork.plctlab.org/api/1.2/patches/86139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/","msgid":"<72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com>","list_archive_url":null,"date":"2023-04-21T05:53:28","name":"ld: add missing period after @xref","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/mbox/"},{"id":86171,"url":"https://patchwork.plctlab.org/api/1.2/patches/86171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/","msgid":"<20230421082839.41542-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:38","name":"[1/2] RISC-V: Relax R_RISCV_[PCREL_]LO12_I/S to R_RISCV_GPREL_I/S for undefined weak.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/mbox/"},{"id":86170,"url":"https://patchwork.plctlab.org/api/1.2/patches/86170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/","msgid":"<20230421082839.41542-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:39","name":"[2/2] RISC-V: Enable x0 base relaxation for relax_pc even if --no-relax-gp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/mbox/"},{"id":86203,"url":"https://patchwork.plctlab.org/api/1.2/patches/86203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/","msgid":"<20230421094346.3017667-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-21T09:43:46","name":"LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/mbox/"},{"id":86214,"url":"https://patchwork.plctlab.org/api/1.2/patches/86214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-21T10:05:16","name":"bfd: fix STRICT_PE_FORMAT build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/mbox/"},{"id":86221,"url":"https://patchwork.plctlab.org/api/1.2/patches/86221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/","msgid":"<0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:23","name":"[1/2] x86: rework AMX multiplication insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/mbox/"},{"id":86222,"url":"https://patchwork.plctlab.org/api/1.2/patches/86222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/","msgid":"<657c81bd-2182-c663-04a4-c5e6962531ea@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:59","name":"[2/2] x86: rework AMX control insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/mbox/"},{"id":86240,"url":"https://patchwork.plctlab.org/api/1.2/patches/86240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/","msgid":"<335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com>","list_archive_url":null,"date":"2023-04-21T10:26:15","name":"gas: move shift count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/mbox/"},{"id":86274,"url":"https://patchwork.plctlab.org/api/1.2/patches/86274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/","msgid":"<4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com>","list_archive_url":null,"date":"2023-04-21T12:17:54","name":"gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/mbox/"},{"id":86301,"url":"https://patchwork.plctlab.org/api/1.2/patches/86301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/","msgid":"<20230421130802.2964785-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-04-21T13:08:02","name":"Fix -Wmaybe-uninitialized warning in opcodes/i386-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/mbox/"},{"id":86651,"url":"https://patchwork.plctlab.org/api/1.2/patches/86651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/","msgid":"<20230423015546.2664272-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-23T01:55:46","name":"[v1] LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/mbox/"},{"id":86786,"url":"https://patchwork.plctlab.org/api/1.2/patches/86786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/","msgid":"<20230423173021.582102-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-04-23T17:30:21","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/mbox/"},{"id":86885,"url":"https://patchwork.plctlab.org/api/1.2/patches/86885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:34:27","name":"[1/3] x86: work around compiler diagnosing dangling pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/mbox/"},{"id":86886,"url":"https://patchwork.plctlab.org/api/1.2/patches/86886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:05","name":"[2/3] x86: limit data passed to prefix_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/mbox/"},{"id":86887,"url":"https://patchwork.plctlab.org/api/1.2/patches/86887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:28","name":"[3/3] x86: limit data passed to i386_dis_printf()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/mbox/"},{"id":86999,"url":"https://patchwork.plctlab.org/api/1.2/patches/86999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:31:52","name":"objcopy of archives tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/mbox/"},{"id":87000,"url":"https://patchwork.plctlab.org/api/1.2/patches/87000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:32:50","name":"asan: segfault in coff_mangle_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/mbox/"},{"id":87259,"url":"https://patchwork.plctlab.org/api/1.2/patches/87259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/","msgid":"<20230425065626.3587754-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-25T06:56:26","name":"MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/mbox/"},{"id":87491,"url":"https://patchwork.plctlab.org/api/1.2/patches/87491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-25T16:48:11","name":"optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/mbox/"},{"id":87591,"url":"https://patchwork.plctlab.org/api/1.2/patches/87591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:33:38","name":"Avoid another -Werror=dangling-pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/mbox/"},{"id":87592,"url":"https://patchwork.plctlab.org/api/1.2/patches/87592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:35:10","name":"binutils runtest $CC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/mbox/"},{"id":87598,"url":"https://patchwork.plctlab.org/api/1.2/patches/87598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T04:39:46","name":"i386-dis.c UB shift and other tidies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/mbox/"},{"id":87791,"url":"https://patchwork.plctlab.org/api/1.2/patches/87791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:39","name":"[v2,1/2] MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/mbox/"},{"id":87792,"url":"https://patchwork.plctlab.org/api/1.2/patches/87792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:40","name":"[v2,2/2] MIPS: sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/mbox/"},{"id":87865,"url":"https://patchwork.plctlab.org/api/1.2/patches/87865/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/","msgid":"<5aebce50-8b8a-26ee-b452-d9164668c145@suse.com>","list_archive_url":null,"date":"2023-04-26T13:15:38","name":"x86/Intel: reduce ELF/PE conditional scope in x86_cons()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/mbox/"},{"id":87876,"url":"https://patchwork.plctlab.org/api/1.2/patches/87876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-26T14:16:55","name":"Fix PR30358, performance with --sort-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/mbox/"},{"id":87921,"url":"https://patchwork.plctlab.org/api/1.2/patches/87921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:21","name":"[COMMITTED,1/3] gas: support for the BPF pseudo-c assembly syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/mbox/"},{"id":87924,"url":"https://patchwork.plctlab.org/api/1.2/patches/87924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:22","name":"[COMMITTED,2/3] gas: BPF pseudo-c syntax tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/mbox/"},{"id":87922,"url":"https://patchwork.plctlab.org/api/1.2/patches/87922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:23","name":"[COMMITTED,3/3] gas: documentation for the BPF pseudo-c asm syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/mbox/"},{"id":87976,"url":"https://patchwork.plctlab.org/api/1.2/patches/87976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/","msgid":"<9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com>","list_archive_url":null,"date":"2023-04-26T20:28:40","name":"[committed] RISC-V: XVentanaCondops support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/mbox/"},{"id":88220,"url":"https://patchwork.plctlab.org/api/1.2/patches/88220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/","msgid":"<87354lr0sz.fsf@redhat.com>","list_archive_url":null,"date":"2023-04-27T12:01:48","name":"Commit: ld: Add ability to print hex values in the linker map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/mbox/"},{"id":88258,"url":"https://patchwork.plctlab.org/api/1.2/patches/88258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/","msgid":"<20230427125607.362035-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-04-27T12:56:07","name":"gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/mbox/"},{"id":88359,"url":"https://patchwork.plctlab.org/api/1.2/patches/88359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T18:24:48","name":"make coff_compute_checksum faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/mbox/"},{"id":88408,"url":"https://patchwork.plctlab.org/api/1.2/patches/88408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T23:35:20","name":"make ar faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/mbox/"},{"id":88459,"url":"https://patchwork.plctlab.org/api/1.2/patches/88459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:14:51","name":"Make bfd_byte an int8_t, flagword a uint32_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/mbox/"},{"id":88460,"url":"https://patchwork.plctlab.org/api/1.2/patches/88460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:15:20","name":"Remove deprecated bfd_read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/mbox/"},{"id":88639,"url":"https://patchwork.plctlab.org/api/1.2/patches/88639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-28T12:57:30","name":"RISC-V: tighten post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/mbox/"},{"id":88872,"url":"https://patchwork.plctlab.org/api/1.2/patches/88872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-29T11:19:26","name":"add section caches to coff_data_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/mbox/"},{"id":88907,"url":"https://patchwork.plctlab.org/api/1.2/patches/88907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/","msgid":"<541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de>","list_archive_url":null,"date":"2023-04-30T10:16:23","name":"[gas,documentation] Some additional testsuite info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/mbox/"},{"id":22,"url":"https://patchwork.plctlab.org/api/1.2/bundles/22/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-05","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":89293,"url":"https://patchwork.plctlab.org/api/1.2/patches/89293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/","msgid":"<3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com>","list_archive_url":null,"date":"2023-05-02T09:04:28","name":"[v2] gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/mbox/"},{"id":89429,"url":"https://patchwork.plctlab.org/api/1.2/patches/89429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/","msgid":"<3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com>","list_archive_url":null,"date":"2023-05-02T17:19:14","name":"[RFC] Linker plugin - extend API for offloading corner case (aka: LDPT_REGISTER_CLAIM_FILE_HOOK_V2 linker plugin hook [GCC PR109128])","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/mbox/"},{"id":89523,"url":"https://patchwork.plctlab.org/api/1.2/patches/89523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T00:00:08","name":"_bfd_mips_elf_lo16_reloc vallo comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/mbox/"},{"id":89569,"url":"https://patchwork.plctlab.org/api/1.2/patches/89569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:11","name":"Change signature of bfd crc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/mbox/"},{"id":89570,"url":"https://patchwork.plctlab.org/api/1.2/patches/89570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:42","name":"libbfc.c: Use stdint types for unsigned char and unsigned long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/mbox/"},{"id":89571,"url":"https://patchwork.plctlab.org/api/1.2/patches/89571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:09","name":"hash.c: replace some unsigned long with unsigned int","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/mbox/"},{"id":89572,"url":"https://patchwork.plctlab.org/api/1.2/patches/89572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:48","name":"Move bfd_elf_bfd_from_remote_memory to opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/mbox/"},{"id":89573,"url":"https://patchwork.plctlab.org/api/1.2/patches/89573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:03:18","name":"Move bfd_alloc, bfd_zalloc and bfd_release to libbfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/mbox/"},{"id":89574,"url":"https://patchwork.plctlab.org/api/1.2/patches/89574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:04:49","name":"Generated docs and include files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/mbox/"},{"id":89577,"url":"https://patchwork.plctlab.org/api/1.2/patches/89577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:34:48","name":"Remove unused args from bfd_make_debug_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/mbox/"},{"id":89732,"url":"https://patchwork.plctlab.org/api/1.2/patches/89732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/","msgid":"<20230503120210.564966-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-05-03T12:02:10","name":"[v2] gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/mbox/"},{"id":89794,"url":"https://patchwork.plctlab.org/api/1.2/patches/89794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/","msgid":"<20230503171124.6710-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-05-03T17:11:24","name":"ld: pru: Place exception-handling sections correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/mbox/"},{"id":89976,"url":"https://patchwork.plctlab.org/api/1.2/patches/89976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/","msgid":"<20230504081452.50748-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T08:14:52","name":"RISC-V: Minor improvements for dis-assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/mbox/"},{"id":90003,"url":"https://patchwork.plctlab.org/api/1.2/patches/90003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/","msgid":"<20230504090850.91004-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T09:08:50","name":"[PR,ld/22263,PR,ld/25694] RISC-V: Avoid dynamic TLS relocs in PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/mbox/"},{"id":90380,"url":"https://patchwork.plctlab.org/api/1.2/patches/90380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/","msgid":"<20230505092316.1046472-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-05T09:23:16","name":"[v5] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":90383,"url":"https://patchwork.plctlab.org/api/1.2/patches/90383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/","msgid":"<20230505092716.885338-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-05T09:27:16","name":"gas: documents .gnu_attribute Tag_GNU_MIPS_ABI_MSA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/mbox/"},{"id":90408,"url":"https://patchwork.plctlab.org/api/1.2/patches/90408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T11:10:21","name":"x86: slightly simplify i386_parse_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/mbox/"},{"id":90410,"url":"https://patchwork.plctlab.org/api/1.2/patches/90410/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/","msgid":"<52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com>","list_archive_url":null,"date":"2023-05-05T11:12:44","name":"[1/2] x86: move get() disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/mbox/"},{"id":90411,"url":"https://patchwork.plctlab.org/api/1.2/patches/90411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/","msgid":"<666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com>","list_archive_url":null,"date":"2023-05-05T11:13:10","name":"[2/2] x86: move a few more disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/mbox/"},{"id":90430,"url":"https://patchwork.plctlab.org/api/1.2/patches/90430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/","msgid":"<4735d366-fe31-0092-2edc-d166184b8567@suse.com>","list_archive_url":null,"date":"2023-05-05T12:51:05","name":"[1/2] x86: don'\''t recognize quoted symbol names as registers or operators","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/mbox/"},{"id":90431,"url":"https://patchwork.plctlab.org/api/1.2/patches/90431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/","msgid":"<9d0f914a-5668-a09b-5993-16a2270cf059@suse.com>","list_archive_url":null,"date":"2023-05-05T12:52:02","name":"[2/2] x86/Intel: address quoted-symbol related FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/mbox/"},{"id":90432,"url":"https://patchwork.plctlab.org/api/1.2/patches/90432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/","msgid":"<168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:10","name":"[1/4] x86: tighten extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/mbox/"},{"id":90434,"url":"https://patchwork.plctlab.org/api/1.2/patches/90434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/","msgid":"<905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:57","name":"[2/4] gas: maintain O_constant signedness in more cases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/mbox/"},{"id":90435,"url":"https://patchwork.plctlab.org/api/1.2/patches/90435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T13:03:57","name":"[3/4] gas: invoke md_optimize_expr() also for unary expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/mbox/"},{"id":90436,"url":"https://patchwork.plctlab.org/api/1.2/patches/90436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/","msgid":"<4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com>","list_archive_url":null,"date":"2023-05-05T13:04:37","name":"[4/4] x86: further adjust extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/mbox/"},{"id":90707,"url":"https://patchwork.plctlab.org/api/1.2/patches/90707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/","msgid":"<20230506083718.3669965-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-06T08:37:18","name":"MIPS: gas: alter 64 or 32 for r6 triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/mbox/"},{"id":90756,"url":"https://patchwork.plctlab.org/api/1.2/patches/90756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-06T13:11:56","name":"Fix a typo in the README of binutils","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":90933,"url":"https://patchwork.plctlab.org/api/1.2/patches/90933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:34:37","name":"PR30343, LTO ignores linker reference to _pei386_runtime_relocator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/mbox/"},{"id":90934,"url":"https://patchwork.plctlab.org/api/1.2/patches/90934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:35:13","name":"pe.em and pep.em make_import_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/mbox/"},{"id":91322,"url":"https://patchwork.plctlab.org/api/1.2/patches/91322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/","msgid":"<20230509003247.24156-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:46","name":"[1/2] pdb: Allow loading by gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/mbox/"},{"id":91323,"url":"https://patchwork.plctlab.org/api/1.2/patches/91323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/","msgid":"<20230509003247.24156-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:47","name":"[2/2] gdb: Allow reading of enum definitions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/mbox/"},{"id":91360,"url":"https://patchwork.plctlab.org/api/1.2/patches/91360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T03:56:43","name":"alpha-vms reloc sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/mbox/"},{"id":91405,"url":"https://patchwork.plctlab.org/api/1.2/patches/91405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T07:48:58","name":"stack overflow in debug_write_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/mbox/"},{"id":92148,"url":"https://patchwork.plctlab.org/api/1.2/patches/92148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-05-10T14:04:27","name":"PR30437 aarch64: make RELA relocs idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/mbox/"},{"id":92153,"url":"https://patchwork.plctlab.org/api/1.2/patches/92153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-2-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:27","name":"[v6,1/3] BFD changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92154,"url":"https://patchwork.plctlab.org/api/1.2/patches/92154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-3-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:28","name":"[v6,2/3] Opcodes changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92152,"url":"https://patchwork.plctlab.org/api/1.2/patches/92152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-4-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:29","name":"[v6,3/3] Readelf for nanoMIPS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92359,"url":"https://patchwork.plctlab.org/api/1.2/patches/92359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/","msgid":"<243D0799-E3D0-4938-A438-DD8725593F67@free.fr>","list_archive_url":null,"date":"2023-05-11T05:28:58","name":"pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/mbox/"},{"id":92467,"url":"https://patchwork.plctlab.org/api/1.2/patches/92467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/","msgid":"<20230511100354.3995358-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-11T10:03:54","name":"LoongArch: Fix PLT entry generate bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/mbox/"},{"id":92629,"url":"https://patchwork.plctlab.org/api/1.2/patches/92629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:48","name":"[1/4] opcodes: use CGEN_INSN_LGUINT for base instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/mbox/"},{"id":92630,"url":"https://patchwork.plctlab.org/api/1.2/patches/92630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:49","name":"[2/4] cpu: add V3 BPF atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/mbox/"},{"id":92634,"url":"https://patchwork.plctlab.org/api/1.2/patches/92634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-4-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:50","name":"[3/4] gas: add tests for BPF V3 atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/mbox/"},{"id":92637,"url":"https://patchwork.plctlab.org/api/1.2/patches/92637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-5-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:51","name":"[4/4] gas: document V3 BPF atomic instructions in the GAS manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/mbox/"},{"id":92848,"url":"https://patchwork.plctlab.org/api/1.2/patches/92848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/","msgid":"<20230511210232.1491265-1-goldstein.w.n@gmail.com>","list_archive_url":null,"date":"2023-05-11T21:02:32","name":"[v1] gold: Make '\''--section-ordering-file'\'' also specifiable in env variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/mbox/"},{"id":92935,"url":"https://patchwork.plctlab.org/api/1.2/patches/92935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/","msgid":"","list_archive_url":null,"date":"2023-05-12T03:44:43","name":"[RFC] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/mbox/"},{"id":92974,"url":"https://patchwork.plctlab.org/api/1.2/patches/92974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:17","name":"[1/4] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/mbox/"},{"id":92976,"url":"https://patchwork.plctlab.org/api/1.2/patches/92976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:18","name":"[2/4] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/mbox/"},{"id":92978,"url":"https://patchwork.plctlab.org/api/1.2/patches/92978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:19","name":"[3/4] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/mbox/"},{"id":92975,"url":"https://patchwork.plctlab.org/api/1.2/patches/92975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:20","name":"[4/4] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/mbox/"},{"id":93018,"url":"https://patchwork.plctlab.org/api/1.2/patches/93018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/","msgid":"<20230512091558.83523-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-12T09:15:58","name":"RISC-V: PR27566, consider ELF_MAXPAGESIZE/COMMONPAGESIZE for gp relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/mbox/"},{"id":93504,"url":"https://patchwork.plctlab.org/api/1.2/patches/93504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:13:50","name":"PR28902, -T script with INSERT ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/mbox/"},{"id":93505,"url":"https://patchwork.plctlab.org/api/1.2/patches/93505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:18:01","name":"PR28955 mips gas segfault","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/mbox/"},{"id":93544,"url":"https://patchwork.plctlab.org/api/1.2/patches/93544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230513172938.2831329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-13T17:29:38","name":"[Review,is,neded] gprofng: include a new function in the right place","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":93971,"url":"https://patchwork.plctlab.org/api/1.2/patches/93971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-15T08:50:27","name":"Decorated symbols in import libs (BUG 30421)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/mbox/"},{"id":94420,"url":"https://patchwork.plctlab.org/api/1.2/patches/94420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:22","name":"[v2,1/5] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/mbox/"},{"id":94421,"url":"https://patchwork.plctlab.org/api/1.2/patches/94421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:23","name":"[v2,2/5] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/mbox/"},{"id":94425,"url":"https://patchwork.plctlab.org/api/1.2/patches/94425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:24","name":"[v2,3/5] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/mbox/"},{"id":94423,"url":"https://patchwork.plctlab.org/api/1.2/patches/94423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:25","name":"[v2,4/5] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/mbox/"},{"id":94424,"url":"https://patchwork.plctlab.org/api/1.2/patches/94424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:26","name":"[v2,5/5] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/mbox/"},{"id":94985,"url":"https://patchwork.plctlab.org/api/1.2/patches/94985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-16T23:54:01","name":"gcc-4.5 build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/mbox/"},{"id":94992,"url":"https://patchwork.plctlab.org/api/1.2/patches/94992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T00:52:55","name":"PR29189, dlltool delaylibs corrupt float/double arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/mbox/"},{"id":94997,"url":"https://patchwork.plctlab.org/api/1.2/patches/94997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T01:51:15","name":"PR29961, plugin-api.h: \"Could not detect architecture endianess\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/mbox/"},{"id":95160,"url":"https://patchwork.plctlab.org/api/1.2/patches/95160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/","msgid":"<61663a6c-a5a4-812a-1110-06e0122aabba@suse.com>","list_archive_url":null,"date":"2023-05-17T11:00:04","name":"x86: permit all relational operators in insn operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/mbox/"},{"id":95625,"url":"https://patchwork.plctlab.org/api/1.2/patches/95625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-18T02:52:47","name":"PR11601, Solaris assembler compatibility doesn'\''t work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/mbox/"},{"id":95637,"url":"https://patchwork.plctlab.org/api/1.2/patches/95637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/","msgid":"<20230518034102.1747564-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-18T03:41:02","name":"Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/mbox/"},{"id":95667,"url":"https://patchwork.plctlab.org/api/1.2/patches/95667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:24","name":"[COMMITTED] libsframe: testsuite: add new tests for sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/mbox/"},{"id":95668,"url":"https://patchwork.plctlab.org/api/1.2/patches/95668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:25","name":"[COMMITTED] libsframe: testsuite: add tests for sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/mbox/"},{"id":95674,"url":"https://patchwork.plctlab.org/api/1.2/patches/95674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/","msgid":"<20230518065950.6166-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-18T06:59:50","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/mbox/"},{"id":95717,"url":"https://patchwork.plctlab.org/api/1.2/patches/95717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/","msgid":"<20230518085739.2195035-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-05-18T08:57:50","name":"Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/mbox/"},{"id":95721,"url":"https://patchwork.plctlab.org/api/1.2/patches/95721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/","msgid":"<20230518092246.2450-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-18T09:22:46","name":"RISC-V: Support subtraction of .uleb128.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/mbox/"},{"id":96167,"url":"https://patchwork.plctlab.org/api/1.2/patches/96167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/","msgid":"<20230519021448.30120-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-19T02:14:48","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/mbox/"},{"id":96176,"url":"https://patchwork.plctlab.org/api/1.2/patches/96176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-2-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:32","name":"[RFC,1/4] RISC-V : Remove checking when -march=rv64XX and -mabi=ilp32X","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/mbox/"},{"id":96178,"url":"https://patchwork.plctlab.org/api/1.2/patches/96178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-3-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:33","name":"[RFC,2/4] RISC-V : Add support for rv64 arch using ilp32 abi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/mbox/"},{"id":96177,"url":"https://patchwork.plctlab.org/api/1.2/patches/96177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-4-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:34","name":"[RFC,3/4] RISC-V : Add rv64 ilp32 support in disassemble","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/mbox/"},{"id":96180,"url":"https://patchwork.plctlab.org/api/1.2/patches/96180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-5-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:35","name":"[RFC,4/4] gdb/riscv : Add rv64 ilp32 support in gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/mbox/"},{"id":96420,"url":"https://patchwork.plctlab.org/api/1.2/patches/96420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/","msgid":"<54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com>","list_archive_url":null,"date":"2023-05-19T13:24:05","name":"ld: drop stray blank from ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/mbox/"},{"id":96421,"url":"https://patchwork.plctlab.org/api/1.2/patches/96421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:30:57","name":"[1/2] x86: de-duplicate operand_special_chars[] wrt extra_symbol_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/mbox/"},{"id":96422,"url":"https://patchwork.plctlab.org/api/1.2/patches/96422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/","msgid":"<83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com>","list_archive_url":null,"date":"2023-05-19T13:31:28","name":"[2/2] x86: figure braces aren'\''t really part of mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/mbox/"},{"id":96432,"url":"https://patchwork.plctlab.org/api/1.2/patches/96432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/","msgid":"<4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com>","list_archive_url":null,"date":"2023-05-19T13:51:24","name":"[1/4] x86: split gas testsuite .exp file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/mbox/"},{"id":96433,"url":"https://patchwork.plctlab.org/api/1.2/patches/96433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:51:57","name":"[2/4] x86-64: conditionalize tests using --32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/mbox/"},{"id":96434,"url":"https://patchwork.plctlab.org/api/1.2/patches/96434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/","msgid":"<778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com>","list_archive_url":null,"date":"2023-05-19T13:52:18","name":"[3/4] x86-64: improve gas diagnostic when no 32-bit target is configured","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/mbox/"},{"id":96435,"url":"https://patchwork.plctlab.org/api/1.2/patches/96435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:52:57","name":"[4/4] iamcu: suppress tests which can'\''t possibly work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/mbox/"},{"id":96442,"url":"https://patchwork.plctlab.org/api/1.2/patches/96442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/","msgid":"<2274d914-c77f-37e7-5589-870a647e24a0@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:31","name":"[1/3] x86: use fixed-width type for codep and friends","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/mbox/"},{"id":96443,"url":"https://patchwork.plctlab.org/api/1.2/patches/96443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/","msgid":"<65393035-8006-1a66-deae-70a88ed29077@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:57","name":"[2/3] x86: disassembling over-long insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/mbox/"},{"id":96444,"url":"https://patchwork.plctlab.org/api/1.2/patches/96444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/","msgid":"<51d38635-479f-831f-e678-3da1a1c9acae@suse.com>","list_archive_url":null,"date":"2023-05-19T14:07:25","name":"[3/3] x86: convert two pointers to (indexing) integers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/mbox/"},{"id":96697,"url":"https://patchwork.plctlab.org/api/1.2/patches/96697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:16:59","name":"tic54x set_arch_mach","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/mbox/"},{"id":96698,"url":"https://patchwork.plctlab.org/api/1.2/patches/96698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:18:29","name":"coffcode.h handle_COMDAT tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/mbox/"},{"id":96762,"url":"https://patchwork.plctlab.org/api/1.2/patches/96762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T11:44:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/mbox/"},{"id":96951,"url":"https://patchwork.plctlab.org/api/1.2/patches/96951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:36","name":"[v4,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/mbox/"},{"id":96954,"url":"https://patchwork.plctlab.org/api/1.2/patches/96954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:37","name":"[v4,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/mbox/"},{"id":96952,"url":"https://patchwork.plctlab.org/api/1.2/patches/96952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:38","name":"[v4,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/mbox/"},{"id":96955,"url":"https://patchwork.plctlab.org/api/1.2/patches/96955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:39","name":"[v4,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/mbox/"},{"id":96956,"url":"https://patchwork.plctlab.org/api/1.2/patches/96956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:40","name":"[v4,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/mbox/"},{"id":96957,"url":"https://patchwork.plctlab.org/api/1.2/patches/96957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:41","name":"[v4,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/mbox/"},{"id":97053,"url":"https://patchwork.plctlab.org/api/1.2/patches/97053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/","msgid":"<20230522060030.100976-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:00:30","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/mbox/"},{"id":97056,"url":"https://patchwork.plctlab.org/api/1.2/patches/97056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/","msgid":"<20230522060726.101037-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:07:26","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/mbox/"},{"id":97175,"url":"https://patchwork.plctlab.org/api/1.2/patches/97175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-22T08:38:45","name":"PowerPC64 report number of stub iterations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/mbox/"},{"id":97480,"url":"https://patchwork.plctlab.org/api/1.2/patches/97480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/","msgid":"<20230522142036.199490-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T14:20:36","name":"[v3] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/mbox/"},{"id":97571,"url":"https://patchwork.plctlab.org/api/1.2/patches/97571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/","msgid":"","list_archive_url":null,"date":"2023-05-22T19:48:22","name":"[v2] pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/mbox/"},{"id":99104,"url":"https://patchwork.plctlab.org/api/1.2/patches/99104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/","msgid":"<871qj41iw5.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-25T16:21:46","name":"RFC: Objdump: Dumping PE specific headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/mbox/"},{"id":99146,"url":"https://patchwork.plctlab.org/api/1.2/patches/99146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/","msgid":"<87y1lcxpj0.fsf@igel.home>","list_archive_url":null,"date":"2023-05-25T17:57:23","name":"Remove duplicate definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/mbox/"},{"id":99271,"url":"https://patchwork.plctlab.org/api/1.2/patches/99271/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-26T03:12:14","name":"PR22263 ld test, riscv fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/mbox/"},{"id":99314,"url":"https://patchwork.plctlab.org/api/1.2/patches/99314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:29","name":"[COMMITTED] libsframe: use uint8_t data type for FRE info related stubs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/mbox/"},{"id":99315,"url":"https://patchwork.plctlab.org/api/1.2/patches/99315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:30","name":"[COMMITTED] libsframe: use const char * consistently for immutable FRE buffers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/mbox/"},{"id":99316,"url":"https://patchwork.plctlab.org/api/1.2/patches/99316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:31","name":"[COMMITTED] libsframe: revisit sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/mbox/"},{"id":99317,"url":"https://patchwork.plctlab.org/api/1.2/patches/99317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:32","name":"[COMMITTED] sframe/doc: minor improvements for readability","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/mbox/"},{"id":99387,"url":"https://patchwork.plctlab.org/api/1.2/patches/99387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:28","name":"[v5,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/mbox/"},{"id":99397,"url":"https://patchwork.plctlab.org/api/1.2/patches/99397/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:29","name":"[v5,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/mbox/"},{"id":99391,"url":"https://patchwork.plctlab.org/api/1.2/patches/99391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:30","name":"[v5,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/mbox/"},{"id":99393,"url":"https://patchwork.plctlab.org/api/1.2/patches/99393/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:31","name":"[v5,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/mbox/"},{"id":99385,"url":"https://patchwork.plctlab.org/api/1.2/patches/99385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:32","name":"[v5,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/mbox/"},{"id":99370,"url":"https://patchwork.plctlab.org/api/1.2/patches/99370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:33","name":"[v5,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/mbox/"},{"id":99406,"url":"https://patchwork.plctlab.org/api/1.2/patches/99406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/","msgid":"<20230526082648.1503574-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-05-26T08:26:48","name":"x86: Add Evw to emit w suffix for several instrctions for word ptr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/mbox/"},{"id":99429,"url":"https://patchwork.plctlab.org/api/1.2/patches/99429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/","msgid":"<20230526101358.787593-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-26T10:13:58","name":"Enable x86-64-fred-intel and x86-64-lkgs-intel test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/mbox/"},{"id":99644,"url":"https://patchwork.plctlab.org/api/1.2/patches/99644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195407.2663991-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:54:07","name":"gprofng: 29470 The test suite should be made more flexible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99645,"url":"https://patchwork.plctlab.org/api/1.2/patches/99645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195518.2664720-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:55:18","name":"gprofng: Fix -Wsign-compare warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99734,"url":"https://patchwork.plctlab.org/api/1.2/patches/99734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/","msgid":"<20230527013620.65127-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-27T01:36:20","name":"[PR,ld/22263] RISC-V: Avoid spurious R_RISCV_NONE for pr22263-1 test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/mbox/"},{"id":100526,"url":"https://patchwork.plctlab.org/api/1.2/patches/100526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:16","name":"Regen binutils POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/mbox/"},{"id":100527,"url":"https://patchwork.plctlab.org/api/1.2/patches/100527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:55","name":"Delete include/aout/encap.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/mbox/"},{"id":100529,"url":"https://patchwork.plctlab.org/api/1.2/patches/100529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:23","name":"Don'\''t define COFF_MAGIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/mbox/"},{"id":100528,"url":"https://patchwork.plctlab.org/api/1.2/patches/100528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:59","name":"Define IMAGE_FILE_MACHINE_ARMNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/mbox/"},{"id":100530,"url":"https://patchwork.plctlab.org/api/1.2/patches/100530/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:23:54","name":"arm-pe objdump -P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/mbox/"},{"id":101020,"url":"https://patchwork.plctlab.org/api/1.2/patches/101020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:47","name":"[1/6] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/mbox/"},{"id":101025,"url":"https://patchwork.plctlab.org/api/1.2/patches/101025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:48","name":"[2/6] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/mbox/"},{"id":101028,"url":"https://patchwork.plctlab.org/api/1.2/patches/101028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:49","name":"[3/6] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/mbox/"},{"id":101022,"url":"https://patchwork.plctlab.org/api/1.2/patches/101022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:50","name":"[4/6] binutils: Add a --strip-sections test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/mbox/"},{"id":101027,"url":"https://patchwork.plctlab.org/api/1.2/patches/101027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:51","name":"[5/6] ld: Add tests for -z nosectionheader and --strip-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/mbox/"},{"id":101021,"url":"https://patchwork.plctlab.org/api/1.2/patches/101021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:52","name":"[6/6] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/mbox/"},{"id":101296,"url":"https://patchwork.plctlab.org/api/1.2/patches/101296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/","msgid":"<87a5xkua9s.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-31T09:21:03","name":"Commit: elfxx-loongarch64.c: Fix printf formatting issues.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/mbox/"},{"id":23,"url":"https://patchwork.plctlab.org/api/1.2/bundles/23/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-06","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":101537,"url":"https://patchwork.plctlab.org/api/1.2/patches/101537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/","msgid":"<20230531162856.48916-1-gianluca@rivosinc.com>","list_archive_url":null,"date":"2023-05-31T16:28:56","name":"[RFC,v2] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/mbox/"},{"id":101579,"url":"https://patchwork.plctlab.org/api/1.2/patches/101579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:11","name":"[v2,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/mbox/"},{"id":101576,"url":"https://patchwork.plctlab.org/api/1.2/patches/101576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:12","name":"[v2,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/mbox/"},{"id":101578,"url":"https://patchwork.plctlab.org/api/1.2/patches/101578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:13","name":"[v2,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/mbox/"},{"id":101572,"url":"https://patchwork.plctlab.org/api/1.2/patches/101572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:14","name":"[v2,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/mbox/"},{"id":101573,"url":"https://patchwork.plctlab.org/api/1.2/patches/101573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:15","name":"[v2,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/mbox/"},{"id":101580,"url":"https://patchwork.plctlab.org/api/1.2/patches/101580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:16","name":"[v2,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/mbox/"},{"id":101574,"url":"https://patchwork.plctlab.org/api/1.2/patches/101574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:17","name":"[v2,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/mbox/"},{"id":101625,"url":"https://patchwork.plctlab.org/api/1.2/patches/101625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:28:50","name":"Remove BFD_FAIL in cpu-sh.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/mbox/"},{"id":101626,"url":"https://patchwork.plctlab.org/api/1.2/patches/101626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:30:05","name":"section_by_target_index memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/mbox/"},{"id":101627,"url":"https://patchwork.plctlab.org/api/1.2/patches/101627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:31:35","name":"bfd_close and target free_cached_memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/mbox/"},{"id":101628,"url":"https://patchwork.plctlab.org/api/1.2/patches/101628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:33:05","name":"Harden PowerPC64 OPD handling against fuzzers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/mbox/"},{"id":101754,"url":"https://patchwork.plctlab.org/api/1.2/patches/101754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/","msgid":"<20230601061610.2614564-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T06:16:10","name":"[COMMITTED] libsframe: minor fixups in flip_fre related functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/mbox/"},{"id":102114,"url":"https://patchwork.plctlab.org/api/1.2/patches/102114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/","msgid":"<20230601173312.3176329-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T17:33:12","name":"[COMMITTED] libsframe: avoid using magic number","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/mbox/"},{"id":102244,"url":"https://patchwork.plctlab.org/api/1.2/patches/102244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:13","name":"Minor objcopy optimisation for copy_relocations_in_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/mbox/"},{"id":102245,"url":"https://patchwork.plctlab.org/api/1.2/patches/102245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:57","name":"loongarch readelf support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/mbox/"},{"id":102407,"url":"https://patchwork.plctlab.org/api/1.2/patches/102407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/","msgid":"<20230602092410.2841184-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-02T09:24:10","name":"LoongArch: gas: Relocations simplification when -mno-relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/mbox/"},{"id":102680,"url":"https://patchwork.plctlab.org/api/1.2/patches/102680/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/","msgid":"<20230602192527.1532280-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-02T19:25:27","name":"ELF: Don'\''t warn an empty PT_LOAD with the program headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/mbox/"},{"id":102961,"url":"https://patchwork.plctlab.org/api/1.2/patches/102961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/","msgid":"<221f70cf-5cff-6053-7499-499d4202e90b@debian.org>","list_archive_url":null,"date":"2023-06-04T06:44:45","name":"ignore lto-wrapper warnings for lto builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/mbox/"},{"id":103136,"url":"https://patchwork.plctlab.org/api/1.2/patches/103136/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:20:34","name":"Yet another ecoff fuzzed object fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/mbox/"},{"id":103138,"url":"https://patchwork.plctlab.org/api/1.2/patches/103138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:21:48","name":"bfd_error_on_input messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/mbox/"},{"id":103197,"url":"https://patchwork.plctlab.org/api/1.2/patches/103197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:24","name":"[1/2] MIPS: Add n32 VECs to non-vendor elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/mbox/"},{"id":103198,"url":"https://patchwork.plctlab.org/api/1.2/patches/103198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:25","name":"[2/2] MIPS: fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/mbox/"},{"id":103356,"url":"https://patchwork.plctlab.org/api/1.2/patches/103356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:16","name":"[v3,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/mbox/"},{"id":103349,"url":"https://patchwork.plctlab.org/api/1.2/patches/103349/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:17","name":"[v3,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/mbox/"},{"id":103354,"url":"https://patchwork.plctlab.org/api/1.2/patches/103354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:18","name":"[v3,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/mbox/"},{"id":103351,"url":"https://patchwork.plctlab.org/api/1.2/patches/103351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:19","name":"[v3,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/mbox/"},{"id":103353,"url":"https://patchwork.plctlab.org/api/1.2/patches/103353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:20","name":"[v3,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/mbox/"},{"id":103355,"url":"https://patchwork.plctlab.org/api/1.2/patches/103355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:21","name":"[v3,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/mbox/"},{"id":103350,"url":"https://patchwork.plctlab.org/api/1.2/patches/103350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:22","name":"[v3,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/mbox/"},{"id":103383,"url":"https://patchwork.plctlab.org/api/1.2/patches/103383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/","msgid":"<20230605163327.1864428-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T16:33:27","name":"ELF: Add \"#pass\" to ld-elf/pr30508.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/mbox/"},{"id":103509,"url":"https://patchwork.plctlab.org/api/1.2/patches/103509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/","msgid":"<20230605214658.693003-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-05T21:46:58","name":"[COMMITTED] libsframe: avoid unnecessary type casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/mbox/"},{"id":103542,"url":"https://patchwork.plctlab.org/api/1.2/patches/103542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:13","name":"[v2,1/3] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/mbox/"},{"id":103543,"url":"https://patchwork.plctlab.org/api/1.2/patches/103543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:14","name":"[v2,2/3] MIPS: Ignore the symbol index for comdat-reloc-r6.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/mbox/"},{"id":103544,"url":"https://patchwork.plctlab.org/api/1.2/patches/103544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:15","name":"[v2,3/3] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/mbox/"},{"id":103614,"url":"https://patchwork.plctlab.org/api/1.2/patches/103614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/","msgid":"<20230606074856.3463253-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-06-06T07:49:13","name":"[v2] Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/mbox/"},{"id":104005,"url":"https://patchwork.plctlab.org/api/1.2/patches/104005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:40","name":"[v4,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/mbox/"},{"id":104004,"url":"https://patchwork.plctlab.org/api/1.2/patches/104004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:41","name":"[v4,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/mbox/"},{"id":104009,"url":"https://patchwork.plctlab.org/api/1.2/patches/104009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:42","name":"[v4,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/mbox/"},{"id":104008,"url":"https://patchwork.plctlab.org/api/1.2/patches/104008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:43","name":"[v4,4/7] ld: Add simple tests for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/mbox/"},{"id":104006,"url":"https://patchwork.plctlab.org/api/1.2/patches/104006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:44","name":"[v4,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/mbox/"},{"id":104010,"url":"https://patchwork.plctlab.org/api/1.2/patches/104010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:45","name":"[v4,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/mbox/"},{"id":104007,"url":"https://patchwork.plctlab.org/api/1.2/patches/104007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:46","name":"[v4,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/mbox/"},{"id":104157,"url":"https://patchwork.plctlab.org/api/1.2/patches/104157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/","msgid":"<20230607001219.1262641-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T00:12:19","name":"[COMMITTED] libsframe: fix cosmetic issues and typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/mbox/"},{"id":104187,"url":"https://patchwork.plctlab.org/api/1.2/patches/104187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:10","name":"objcopy memory leaks after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/mbox/"},{"id":104188,"url":"https://patchwork.plctlab.org/api/1.2/patches/104188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:47","name":"bfd/elf.c strtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/mbox/"},{"id":104189,"url":"https://patchwork.plctlab.org/api/1.2/patches/104189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:01:50","name":"Memory leaks in bfd/vms-lib.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/mbox/"},{"id":104228,"url":"https://patchwork.plctlab.org/api/1.2/patches/104228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T04:53:11","name":"_bfd_free_cached_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/mbox/"},{"id":104370,"url":"https://patchwork.plctlab.org/api/1.2/patches/104370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T09:34:12","name":"ld-elf/eh5 remove xfail hppa64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/mbox/"},{"id":104777,"url":"https://patchwork.plctlab.org/api/1.2/patches/104777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/","msgid":"<20230607235757.4174552-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T23:57:57","name":"[COMMITTED] libsframe: reuse static function sframe_decoder_get_funcdesc_at_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/mbox/"},{"id":104818,"url":"https://patchwork.plctlab.org/api/1.2/patches/104818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:34","name":"[1/2] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/mbox/"},{"id":104819,"url":"https://patchwork.plctlab.org/api/1.2/patches/104819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:35","name":"[2/2] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/mbox/"},{"id":105015,"url":"https://patchwork.plctlab.org/api/1.2/patches/105015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/","msgid":"<20230608155214.32435-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-08T15:52:14","name":"RISC-V: Move __global_pointer$ to .sdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/mbox/"},{"id":105186,"url":"https://patchwork.plctlab.org/api/1.2/patches/105186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/","msgid":"<20230609004717.30486-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-06-09T00:47:17","name":"RISC-V: PR29823, defined the missing elf_backend_obj_attrs_handle_unknown.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/mbox/"},{"id":105286,"url":"https://patchwork.plctlab.org/api/1.2/patches/105286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:27","name":"ecoff find_nearest_line and final link leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/mbox/"},{"id":105287,"url":"https://patchwork.plctlab.org/api/1.2/patches/105287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:57","name":"readelf/objdump remember_state memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/mbox/"},{"id":105603,"url":"https://patchwork.plctlab.org/api/1.2/patches/105603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-09T12:30:26","name":"x86: shrink Masking insn attribute to a single bit (boolean)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/mbox/"},{"id":105785,"url":"https://patchwork.plctlab.org/api/1.2/patches/105785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:21","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/mbox/"},{"id":105786,"url":"https://patchwork.plctlab.org/api/1.2/patches/105786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:22","name":"[COMMITTED] libsframe: testsuite: add sframe_find_fre tests for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/mbox/"},{"id":106323,"url":"https://patchwork.plctlab.org/api/1.2/patches/106323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/","msgid":"<20230612083649.907511-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-12T08:36:49","name":"LoongArch: Add fcsr register names support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/mbox/"},{"id":107171,"url":"https://patchwork.plctlab.org/api/1.2/patches/107171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/","msgid":"<20230613080712.1651120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-13T08:07:12","name":"LoongArch: Fix ld \"undefined reference\" error with --enable-shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/mbox/"},{"id":107373,"url":"https://patchwork.plctlab.org/api/1.2/patches/107373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:39","name":"[1/4] RISC-V: Minimal support of ZC extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/mbox/"},{"id":107375,"url":"https://patchwork.plctlab.org/api/1.2/patches/107375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:40","name":"[2/4] RISC-V: Add Zca extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/mbox/"},{"id":107377,"url":"https://patchwork.plctlab.org/api/1.2/patches/107377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:41","name":"[3/4] RISC-V: Add Zcf extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/mbox/"},{"id":107378,"url":"https://patchwork.plctlab.org/api/1.2/patches/107378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:42","name":"[4/4] RISC-V: Add Zcd extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/mbox/"},{"id":107381,"url":"https://patchwork.plctlab.org/api/1.2/patches/107381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:50","name":"[1/2] RISC-V: Add Zcb extension supports.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/mbox/"},{"id":107380,"url":"https://patchwork.plctlab.org/api/1.2/patches/107380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:51","name":"[2/2] RISC-V: Add Zcb extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/mbox/"},{"id":107632,"url":"https://patchwork.plctlab.org/api/1.2/patches/107632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/","msgid":"<20230614000148.10989-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:46","name":"[v2,1/3] Add MIPS Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/mbox/"},{"id":107631,"url":"https://patchwork.plctlab.org/api/1.2/patches/107631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/","msgid":"<20230614000148.10989-3-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:47","name":"[v2,2/3] Add rotation instructions to MIPS Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/mbox/"},{"id":107630,"url":"https://patchwork.plctlab.org/api/1.2/patches/107630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/","msgid":"<20230614000148.10989-4-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:48","name":"[v2,3/3] Add additional missing Allegrex CPU instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/mbox/"},{"id":107698,"url":"https://patchwork.plctlab.org/api/1.2/patches/107698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-14T04:57:35","name":"asprintf memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/mbox/"},{"id":107914,"url":"https://patchwork.plctlab.org/api/1.2/patches/107914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-14T11:53:44","name":"riscv: Use run-time endianess for floating point literals","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/mbox/"},{"id":107999,"url":"https://patchwork.plctlab.org/api/1.2/patches/107999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/","msgid":"<87ttva3xik.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-14T14:54:11","name":"commit: Add expected failures for some bfin linker tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/mbox/"},{"id":108238,"url":"https://patchwork.plctlab.org/api/1.2/patches/108238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-15T02:40:15","name":"vms write_archive memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/mbox/"},{"id":108244,"url":"https://patchwork.plctlab.org/api/1.2/patches/108244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:50:33","name":"[committed] GAS/doc: Correct Tag_GNU_MIPS_ABI_MSA attribute description","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/mbox/"},{"id":108247,"url":"https://patchwork.plctlab.org/api/1.2/patches/108247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:51:53","name":"[committed] MIPS/GAS/testsuite: Fix `-modd-spreg'\''/`-mno-odd-spreg'\'' test invocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/mbox/"},{"id":108432,"url":"https://patchwork.plctlab.org/api/1.2/patches/108432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-15T11:09:26","name":"[0/2] riscv: Fix gas when encoding BE floats/doubles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":108551,"url":"https://patchwork.plctlab.org/api/1.2/patches/108551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T14:24:56","name":"[committed] binutils/NEWS: Mention Sony Allegrex MIPS CPU support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/mbox/"},{"id":108800,"url":"https://patchwork.plctlab.org/api/1.2/patches/108800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/","msgid":"<20230616031610.3982906-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-16T03:16:10","name":"[v2] LoongArch: Support referring to FCSRs as $fcsrX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/mbox/"},{"id":108836,"url":"https://patchwork.plctlab.org/api/1.2/patches/108836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:54","name":"[v3,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/mbox/"},{"id":108840,"url":"https://patchwork.plctlab.org/api/1.2/patches/108840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:55","name":"[v3,2/7] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/mbox/"},{"id":108842,"url":"https://patchwork.plctlab.org/api/1.2/patches/108842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:56","name":"[v3,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/mbox/"},{"id":108847,"url":"https://patchwork.plctlab.org/api/1.2/patches/108847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:57","name":"[v3,3/7] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/mbox/"},{"id":108843,"url":"https://patchwork.plctlab.org/api/1.2/patches/108843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:58","name":"[v3,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/mbox/"},{"id":108851,"url":"https://patchwork.plctlab.org/api/1.2/patches/108851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:59","name":"[v3,4/7] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/mbox/"},{"id":108844,"url":"https://patchwork.plctlab.org/api/1.2/patches/108844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:00","name":"[v3,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/mbox/"},{"id":108848,"url":"https://patchwork.plctlab.org/api/1.2/patches/108848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-9-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:01","name":"[v3,5/7] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/mbox/"},{"id":108846,"url":"https://patchwork.plctlab.org/api/1.2/patches/108846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-10-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:02","name":"[v3,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/mbox/"},{"id":108857,"url":"https://patchwork.plctlab.org/api/1.2/patches/108857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-11-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:03","name":"[v3,6/7] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/mbox/"},{"id":108863,"url":"https://patchwork.plctlab.org/api/1.2/patches/108863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-12-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:04","name":"[v3,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/mbox/"},{"id":108869,"url":"https://patchwork.plctlab.org/api/1.2/patches/108869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:06","name":"[v4,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/mbox/"},{"id":108870,"url":"https://patchwork.plctlab.org/api/1.2/patches/108870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:07","name":"[v4,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/mbox/"},{"id":108878,"url":"https://patchwork.plctlab.org/api/1.2/patches/108878/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:08","name":"[v4,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/mbox/"},{"id":108875,"url":"https://patchwork.plctlab.org/api/1.2/patches/108875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:09","name":"[v4,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/mbox/"},{"id":108876,"url":"https://patchwork.plctlab.org/api/1.2/patches/108876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:10","name":"[v4,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/mbox/"},{"id":108874,"url":"https://patchwork.plctlab.org/api/1.2/patches/108874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:11","name":"[v4,6/7] MIPS: Disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/mbox/"},{"id":108877,"url":"https://patchwork.plctlab.org/api/1.2/patches/108877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:12","name":"[v4,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/mbox/"},{"id":108891,"url":"https://patchwork.plctlab.org/api/1.2/patches/108891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:35","name":"[v3,1/2] MIPS: Add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/mbox/"},{"id":108892,"url":"https://patchwork.plctlab.org/api/1.2/patches/108892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:36","name":"[v3,2/2] MIPS: Sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/mbox/"},{"id":108895,"url":"https://patchwork.plctlab.org/api/1.2/patches/108895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/","msgid":"<503caac8-8824-823a-81c2-762cba207cb6@suse.com>","list_archive_url":null,"date":"2023-06-16T07:30:41","name":"[1/4] x86: optimize pre-AVX512 {,V}PCMPEQQ with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/mbox/"},{"id":108896,"url":"https://patchwork.plctlab.org/api/1.2/patches/108896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/","msgid":"<7141b586-9711-aef0-7f28-5d4489478f1b@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:12","name":"[2/4] x86: optimize pre-AVX512 {,V}PCMPGT* with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/mbox/"},{"id":108899,"url":"https://patchwork.plctlab.org/api/1.2/patches/108899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/","msgid":"<3e1b884e-7312-8546-ebdc-ac513a199858@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:41","name":"[3/4] x86: optimize 128-bit VPBROADCASTQ to VPUNPCKLQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/mbox/"},{"id":108900,"url":"https://patchwork.plctlab.org/api/1.2/patches/108900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/","msgid":"<08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com>","list_archive_url":null,"date":"2023-06-16T07:32:40","name":"[4/4] x86: provide a 128-bit VBROADCASTSD pseudo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/mbox/"},{"id":109009,"url":"https://patchwork.plctlab.org/api/1.2/patches/109009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:29","name":"[1/5] x86: re-work EVEX-z-without-masking check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/mbox/"},{"id":109010,"url":"https://patchwork.plctlab.org/api/1.2/patches/109010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:55","name":"[2/5] x86: flag EVEX.z set when destination is a mask register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/mbox/"},{"id":109011,"url":"https://patchwork.plctlab.org/api/1.2/patches/109011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/","msgid":"<65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:20","name":"[3/5] x86: flag EVEX.z set when destination is memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/mbox/"},{"id":109013,"url":"https://patchwork.plctlab.org/api/1.2/patches/109013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/","msgid":"<2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:44","name":"[4/5] x86: flag EVEX masking when destination is GPR(-like)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/mbox/"},{"id":109017,"url":"https://patchwork.plctlab.org/api/1.2/patches/109017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/","msgid":"<33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com>","list_archive_url":null,"date":"2023-06-16T10:17:26","name":"[5/5] x86: flag bad EVEX masking for miscellaneous insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/mbox/"},{"id":109088,"url":"https://patchwork.plctlab.org/api/1.2/patches/109088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T12:34:06","name":"x86: fix expansion of %XV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/mbox/"},{"id":109639,"url":"https://patchwork.plctlab.org/api/1.2/patches/109639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/","msgid":"<648f4180.a70a0220.a7021.407c@mx.google.com>","list_archive_url":null,"date":"2023-06-18T17:40:13","name":"[V3] optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/mbox/"},{"id":110435,"url":"https://patchwork.plctlab.org/api/1.2/patches/110435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-20T11:43:07","name":"[0/1] riscv: Ensure LE instruction fetching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":110613,"url":"https://patchwork.plctlab.org/api/1.2/patches/110613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/","msgid":"<20230620164436.432481-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T16:44:36","name":"x86: Don'\''t check if AVX512 template requires AVX512VL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/mbox/"},{"id":110703,"url":"https://patchwork.plctlab.org/api/1.2/patches/110703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/","msgid":"<20230620223204.629663-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T22:32:04","name":"x86: Free the symbol buffer and the relocation buffer after use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/mbox/"},{"id":110789,"url":"https://patchwork.plctlab.org/api/1.2/patches/110789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:20:36","name":"macho-o.c don'\''t leak strtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/mbox/"},{"id":110790,"url":"https://patchwork.plctlab.org/api/1.2/patches/110790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:21:12","name":"elf32_arm_get_synthetic_symtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/mbox/"},{"id":110832,"url":"https://patchwork.plctlab.org/api/1.2/patches/110832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/","msgid":"<20230621072732.1652861-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-06-21T07:27:32","name":"gprofng: Update intel url","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/mbox/"},{"id":110979,"url":"https://patchwork.plctlab.org/api/1.2/patches/110979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/","msgid":"<87352l6qjc.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T10:47:03","name":"Commit: Fix PR 29072 test with --enable-default-execstack=no","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/mbox/"},{"id":110983,"url":"https://patchwork.plctlab.org/api/1.2/patches/110983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/","msgid":"<87zg4t5awt.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T11:09:54","name":"Commit: Prune warnings about -z execstack when --enable-warn-execstack=yes has been used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/mbox/"},{"id":111025,"url":"https://patchwork.plctlab.org/api/1.2/patches/111025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T13:37:48","name":"[GOLD] PR30536, ppc64el gold linker produces unusable clang-16 binary","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/mbox/"},{"id":111790,"url":"https://patchwork.plctlab.org/api/1.2/patches/111790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/","msgid":"<20230622193759.737009-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-22T19:37:59","name":"Revert \"x86: Don'\''t check if AVX512 template requires AVX512VL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/mbox/"},{"id":111837,"url":"https://patchwork.plctlab.org/api/1.2/patches/111837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/","msgid":"<20230622232510.49099-1-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:09","name":"[1/2] Exclude trap instructions for MIPS Allegrex","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/mbox/"},{"id":111838,"url":"https://patchwork.plctlab.org/api/1.2/patches/111838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/","msgid":"<20230622232510.49099-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:10","name":"[2/2] Adding missing MIPS Allegrex instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/mbox/"},{"id":111911,"url":"https://patchwork.plctlab.org/api/1.2/patches/111911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:39","name":"[01/10] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/mbox/"},{"id":111910,"url":"https://patchwork.plctlab.org/api/1.2/patches/111910/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:40","name":"[02/10] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/mbox/"},{"id":111917,"url":"https://patchwork.plctlab.org/api/1.2/patches/111917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:41","name":"[03/10] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/mbox/"},{"id":111913,"url":"https://patchwork.plctlab.org/api/1.2/patches/111913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:42","name":"[04/10] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/mbox/"},{"id":111912,"url":"https://patchwork.plctlab.org/api/1.2/patches/111912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:43","name":"[05/10] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/mbox/"},{"id":111916,"url":"https://patchwork.plctlab.org/api/1.2/patches/111916/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:44","name":"[06/10] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/mbox/"},{"id":111919,"url":"https://patchwork.plctlab.org/api/1.2/patches/111919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:45","name":"[07/10] bfd: libsframe: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/mbox/"},{"id":111914,"url":"https://patchwork.plctlab.org/api/1.2/patches/111914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:46","name":"[08/10] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/mbox/"},{"id":111915,"url":"https://patchwork.plctlab.org/api/1.2/patches/111915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:47","name":"[09/10] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/mbox/"},{"id":111918,"url":"https://patchwork.plctlab.org/api/1.2/patches/111918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:48","name":"[10/10] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/mbox/"},{"id":112090,"url":"https://patchwork.plctlab.org/api/1.2/patches/112090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:32:28","name":"lto test fails with -fno-inline in CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/mbox/"},{"id":112092,"url":"https://patchwork.plctlab.org/api/1.2/patches/112092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:34:50","name":"[GOLD] powerpc DT_RELACOUNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/mbox/"},{"id":112093,"url":"https://patchwork.plctlab.org/api/1.2/patches/112093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:39:05","name":"[GOLD] Support setting DT_RELACOUNT late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/mbox/"},{"id":112094,"url":"https://patchwork.plctlab.org/api/1.2/patches/112094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:40:38","name":"[GOLD] PowerPC64 huge branch dynamic relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/mbox/"},{"id":112524,"url":"https://patchwork.plctlab.org/api/1.2/patches/112524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:49","name":"[v0,1/2] LoongArch: gas: Add LSX and LASX instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/mbox/"},{"id":112523,"url":"https://patchwork.plctlab.org/api/1.2/patches/112523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:50","name":"[v0,2/2] LoongArch: gas: Add LSX and LASX instructions test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/mbox/"},{"id":112533,"url":"https://patchwork.plctlab.org/api/1.2/patches/112533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/","msgid":"<20230625095540.1202120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T09:55:40","name":"LoongArch: Add R_LARCH_64_PCREL relocation support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/mbox/"},{"id":112807,"url":"https://patchwork.plctlab.org/api/1.2/patches/112807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/","msgid":"<20230626091656.31782-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-06-26T09:16:56","name":"ld - Add SYMBOL_ABI_ALIGNMENT variable and apply to __bss_start","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/mbox/"},{"id":112947,"url":"https://patchwork.plctlab.org/api/1.2/patches/112947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/","msgid":"<87sfaez7ut.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T13:11:22","name":"Commit: Sync config.sub and config.guess","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/mbox/"},{"id":112954,"url":"https://patchwork.plctlab.org/api/1.2/patches/112954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-06-26T13:50:57","name":"aarch64: Remove version dependencies from features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/mbox/"},{"id":112991,"url":"https://patchwork.plctlab.org/api/1.2/patches/112991/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/","msgid":"<87pm5iz3fu.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T14:46:45","name":"Commit: Update libiberty sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/mbox/"},{"id":113014,"url":"https://patchwork.plctlab.org/api/1.2/patches/113014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-26T15:35:09","name":"section-match: Check parent archive name as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/mbox/"},{"id":113046,"url":"https://patchwork.plctlab.org/api/1.2/patches/113046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/","msgid":"<87mt0myyc2.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T16:37:01","name":"Commit: Fix gas testsuite failures for non-ELF AArch64 toolchains","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/mbox/"},{"id":113129,"url":"https://patchwork.plctlab.org/api/1.2/patches/113129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/","msgid":"<20230626214619.1808676-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-26T21:46:19","name":"gprofng: Add new tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":113414,"url":"https://patchwork.plctlab.org/api/1.2/patches/113414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/","msgid":"<20230627124728.3563-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-06-27T12:47:28","name":"[RISC-V] Optimize GP-relative addressing for linker.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/mbox/"},{"id":113448,"url":"https://patchwork.plctlab.org/api/1.2/patches/113448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/","msgid":"<20230627144250.16818-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-27T14:42:50","name":"gas: NEWS: Add the latest RISC-V extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/mbox/"},{"id":113562,"url":"https://patchwork.plctlab.org/api/1.2/patches/113562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:15","name":"[COMMITTED] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/mbox/"},{"id":113563,"url":"https://patchwork.plctlab.org/api/1.2/patches/113563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:16","name":"[COMMITTED] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/mbox/"},{"id":113574,"url":"https://patchwork.plctlab.org/api/1.2/patches/113574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:17","name":"[COMMITTED] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/mbox/"},{"id":113569,"url":"https://patchwork.plctlab.org/api/1.2/patches/113569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:18","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/mbox/"},{"id":113572,"url":"https://patchwork.plctlab.org/api/1.2/patches/113572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:19","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/mbox/"},{"id":113570,"url":"https://patchwork.plctlab.org/api/1.2/patches/113570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:20","name":"[COMMITTED] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/mbox/"},{"id":113577,"url":"https://patchwork.plctlab.org/api/1.2/patches/113577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:21","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/mbox/"},{"id":113573,"url":"https://patchwork.plctlab.org/api/1.2/patches/113573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:22","name":"[COMMITTED] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/mbox/"},{"id":113564,"url":"https://patchwork.plctlab.org/api/1.2/patches/113564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:23","name":"[COMMITTED] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/mbox/"},{"id":113565,"url":"https://patchwork.plctlab.org/api/1.2/patches/113565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:24","name":"[COMMITTED] libsframe: use appropriate data types for args of sframe_encode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/mbox/"},{"id":113576,"url":"https://patchwork.plctlab.org/api/1.2/patches/113576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:25","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of get_num_fidx APIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/mbox/"},{"id":113578,"url":"https://patchwork.plctlab.org/api/1.2/patches/113578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:26","name":"[COMMITTED] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/mbox/"},{"id":113614,"url":"https://patchwork.plctlab.org/api/1.2/patches/113614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:17","name":"[01/12] sframe.h: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/mbox/"},{"id":113611,"url":"https://patchwork.plctlab.org/api/1.2/patches/113611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:18","name":"[02/12] gas: generate SFrame section with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/mbox/"},{"id":113615,"url":"https://patchwork.plctlab.org/api/1.2/patches/113615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:19","name":"[03/12] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/mbox/"},{"id":113612,"url":"https://patchwork.plctlab.org/api/1.2/patches/113612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:20","name":"[04/12] libsframe: add new APIs to add and get SFrame FDE in SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/mbox/"},{"id":113618,"url":"https://patchwork.plctlab.org/api/1.2/patches/113618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:21","name":"[05/12] libsframe: adjust version check in sframe_header_sanity_check_p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/mbox/"},{"id":113616,"url":"https://patchwork.plctlab.org/api/1.2/patches/113616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:22","name":"[06/12] libsframe: testsuite: fixes for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/mbox/"},{"id":113619,"url":"https://patchwork.plctlab.org/api/1.2/patches/113619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:23","name":"[07/12] bfd: linker: add support for rep_block_size for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/mbox/"},{"id":113622,"url":"https://patchwork.plctlab.org/api/1.2/patches/113622/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:24","name":"[08/12] bfd: linker: generate SFrame sections with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/mbox/"},{"id":113613,"url":"https://patchwork.plctlab.org/api/1.2/patches/113613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:25","name":"[09/12] objdump/readelf: adjust for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/mbox/"},{"id":113617,"url":"https://patchwork.plctlab.org/api/1.2/patches/113617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:26","name":"[10/12] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/mbox/"},{"id":113620,"url":"https://patchwork.plctlab.org/api/1.2/patches/113620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:27","name":"[11/12] doc: sframe: add details about alignment in the SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/mbox/"},{"id":113621,"url":"https://patchwork.plctlab.org/api/1.2/patches/113621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:28","name":"[12/12] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/mbox/"},{"id":113643,"url":"https://patchwork.plctlab.org/api/1.2/patches/113643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/","msgid":"<20230628010634.1147958-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T01:06:34","name":"PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/mbox/"},{"id":113816,"url":"https://patchwork.plctlab.org/api/1.2/patches/113816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:58","name":"[v5,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/mbox/"},{"id":113815,"url":"https://patchwork.plctlab.org/api/1.2/patches/113815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:59","name":"[v5,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/mbox/"},{"id":113817,"url":"https://patchwork.plctlab.org/api/1.2/patches/113817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:00","name":"[v5,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/mbox/"},{"id":113818,"url":"https://patchwork.plctlab.org/api/1.2/patches/113818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:01","name":"[v5,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/mbox/"},{"id":113820,"url":"https://patchwork.plctlab.org/api/1.2/patches/113820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:02","name":"[v5,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/mbox/"},{"id":113821,"url":"https://patchwork.plctlab.org/api/1.2/patches/113821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:03","name":"[v5,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/mbox/"},{"id":113857,"url":"https://patchwork.plctlab.org/api/1.2/patches/113857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/","msgid":"<20230628131311.3895731-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T13:13:11","name":"[v2] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/mbox/"},{"id":114109,"url":"https://patchwork.plctlab.org/api/1.2/patches/114109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/","msgid":"<20230628231610.220112-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T23:16:10","name":"[v2] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/mbox/"},{"id":114173,"url":"https://patchwork.plctlab.org/api/1.2/patches/114173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:23","name":"[v6,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/mbox/"},{"id":114170,"url":"https://patchwork.plctlab.org/api/1.2/patches/114170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:24","name":"[v6,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/mbox/"},{"id":114175,"url":"https://patchwork.plctlab.org/api/1.2/patches/114175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:25","name":"[v6,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/mbox/"},{"id":114171,"url":"https://patchwork.plctlab.org/api/1.2/patches/114171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:26","name":"[v6,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/mbox/"},{"id":114172,"url":"https://patchwork.plctlab.org/api/1.2/patches/114172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:27","name":"[v6,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/mbox/"},{"id":114176,"url":"https://patchwork.plctlab.org/api/1.2/patches/114176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:28","name":"[v6,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/mbox/"},{"id":114174,"url":"https://patchwork.plctlab.org/api/1.2/patches/114174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:29","name":"[v6,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/mbox/"},{"id":114246,"url":"https://patchwork.plctlab.org/api/1.2/patches/114246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/","msgid":"<20230629090831.2579210-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-29T09:08:31","name":"LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/mbox/"},{"id":114357,"url":"https://patchwork.plctlab.org/api/1.2/patches/114357/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:58","name":"[v7,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/mbox/"},{"id":114359,"url":"https://patchwork.plctlab.org/api/1.2/patches/114359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:59","name":"[v7,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/mbox/"},{"id":114356,"url":"https://patchwork.plctlab.org/api/1.2/patches/114356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:00","name":"[v7,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/mbox/"},{"id":114363,"url":"https://patchwork.plctlab.org/api/1.2/patches/114363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:01","name":"[v7,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/mbox/"},{"id":114362,"url":"https://patchwork.plctlab.org/api/1.2/patches/114362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:02","name":"[v7,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/mbox/"},{"id":114360,"url":"https://patchwork.plctlab.org/api/1.2/patches/114360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:03","name":"[v7,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/mbox/"},{"id":114364,"url":"https://patchwork.plctlab.org/api/1.2/patches/114364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:04","name":"[v7,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/mbox/"},{"id":114368,"url":"https://patchwork.plctlab.org/api/1.2/patches/114368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/","msgid":"<20230629171839.573187-2-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:26","name":"[01/14] Add support for the Zvbb ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/mbox/"},{"id":114371,"url":"https://patchwork.plctlab.org/api/1.2/patches/114371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/","msgid":"<20230629171839.573187-3-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:27","name":"[02/14] Add support for the Zvbc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/mbox/"},{"id":114374,"url":"https://patchwork.plctlab.org/api/1.2/patches/114374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/","msgid":"<20230629171839.573187-4-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:28","name":"[03/14] Add support for the Zvkg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/mbox/"},{"id":114369,"url":"https://patchwork.plctlab.org/api/1.2/patches/114369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/","msgid":"<20230629171839.573187-5-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:29","name":"[04/14] Add support for the Zvkned ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/mbox/"},{"id":114373,"url":"https://patchwork.plctlab.org/api/1.2/patches/114373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/","msgid":"<20230629171839.573187-6-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:30","name":"[05/14] Add support for the Zvknh[a,b] ISA extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/mbox/"},{"id":114376,"url":"https://patchwork.plctlab.org/api/1.2/patches/114376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/","msgid":"<20230629171839.573187-7-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:31","name":"[06/14] Add support for the Zvksed ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/mbox/"},{"id":114370,"url":"https://patchwork.plctlab.org/api/1.2/patches/114370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/","msgid":"<20230629171839.573187-8-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:32","name":"[07/14] Adds support for the Zvksh ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/mbox/"},{"id":114377,"url":"https://patchwork.plctlab.org/api/1.2/patches/114377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/","msgid":"<20230629171839.573187-9-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:33","name":"[08/14] Add support for the Zvkn ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/mbox/"},{"id":114381,"url":"https://patchwork.plctlab.org/api/1.2/patches/114381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/","msgid":"<20230629171839.573187-10-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:34","name":"[09/14] Allow nested implications for extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/mbox/"},{"id":114382,"url":"https://patchwork.plctlab.org/api/1.2/patches/114382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/","msgid":"<20230629171839.573187-11-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:35","name":"[10/14] Add support for the Zvkng ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/mbox/"},{"id":114372,"url":"https://patchwork.plctlab.org/api/1.2/patches/114372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/","msgid":"<20230629171839.573187-12-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:36","name":"[11/14] Add support for the Zvks ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/mbox/"},{"id":114375,"url":"https://patchwork.plctlab.org/api/1.2/patches/114375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/","msgid":"<20230629171839.573187-13-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:37","name":"[12/14] Add support for the Zvksg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/mbox/"},{"id":114378,"url":"https://patchwork.plctlab.org/api/1.2/patches/114378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/","msgid":"<20230629171839.573187-14-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:38","name":"[13/14] Add support for the Zvknc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/mbox/"},{"id":114383,"url":"https://patchwork.plctlab.org/api/1.2/patches/114383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/","msgid":"<20230629171839.573187-15-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:39","name":"[14/14] Add support for the Zvksc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/mbox/"},{"id":114391,"url":"https://patchwork.plctlab.org/api/1.2/patches/114391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/","msgid":"<20230629182618.2351051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T18:26:18","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/mbox/"},{"id":114494,"url":"https://patchwork.plctlab.org/api/1.2/patches/114494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:23","name":"[COMMITTED] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/mbox/"},{"id":114496,"url":"https://patchwork.plctlab.org/api/1.2/patches/114496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:24","name":"[COMMITTED] sframe: bfd: gas: ld: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/mbox/"},{"id":114492,"url":"https://patchwork.plctlab.org/api/1.2/patches/114492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:25","name":"[COMMITTED] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/mbox/"},{"id":114491,"url":"https://patchwork.plctlab.org/api/1.2/patches/114491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:26","name":"[COMMITTED] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/mbox/"},{"id":114538,"url":"https://patchwork.plctlab.org/api/1.2/patches/114538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/","msgid":"<20230630025308.3258293-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-30T02:53:08","name":"gprofng: fix data race","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":114543,"url":"https://patchwork.plctlab.org/api/1.2/patches/114543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:42","name":"[v1,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/mbox/"},{"id":114544,"url":"https://patchwork.plctlab.org/api/1.2/patches/114544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:43","name":"[v1,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/mbox/"},{"id":114557,"url":"https://patchwork.plctlab.org/api/1.2/patches/114557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/","msgid":"<20230630051451.1867944-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T05:14:51","name":"ld: Use [list ] syntax to define run_tests in indirect.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/mbox/"},{"id":114580,"url":"https://patchwork.plctlab.org/api/1.2/patches/114580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/","msgid":"<20230630060757.2006878-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:07:57","name":"ld: Use run_host_cmd_yesno in indirect.exp instead of catch exec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/mbox/"},{"id":114592,"url":"https://patchwork.plctlab.org/api/1.2/patches/114592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/","msgid":"<20230630064559.2282365-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:45:59","name":"MIPS: N64, mark .interp as INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/mbox/"},{"id":114606,"url":"https://patchwork.plctlab.org/api/1.2/patches/114606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-06-30T07:53:13","name":"Add the .seh_ifrepeat and .seh_ifnrepeat directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/mbox/"},{"id":114625,"url":"https://patchwork.plctlab.org/api/1.2/patches/114625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:15","name":"[v2,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/mbox/"},{"id":114627,"url":"https://patchwork.plctlab.org/api/1.2/patches/114627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:16","name":"[v2,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/mbox/"},{"id":114639,"url":"https://patchwork.plctlab.org/api/1.2/patches/114639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/","msgid":"<878rc1707w.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-30T09:45:07","name":"Commit: Fix used before initialised warnings from Clang 16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/mbox/"},{"id":114709,"url":"https://patchwork.plctlab.org/api/1.2/patches/114709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/","msgid":"<20230630123259.1900571-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-30T12:32:59","name":"opcodes/loongarch: Mark address offset operands of LVZ/LBT insns as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/mbox/"},{"id":114726,"url":"https://patchwork.plctlab.org/api/1.2/patches/114726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/","msgid":"<20230630134436.1237733-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:44:36","name":"[aarch64] sme: Core file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/mbox/"},{"id":114727,"url":"https://patchwork.plctlab.org/api/1.2/patches/114727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/","msgid":"<20230630134519.1237879-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:45:19","name":"[aarch64] sme2: Teach binutils/BFD about the NT_ARM_ZT register set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/mbox/"},{"id":26,"url":"https://patchwork.plctlab.org/api/1.2/bundles/26/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-07","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":114893,"url":"https://patchwork.plctlab.org/api/1.2/patches/114893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:11","name":"[v5,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/mbox/"},{"id":114888,"url":"https://patchwork.plctlab.org/api/1.2/patches/114888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:12","name":"[v5,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/mbox/"},{"id":114896,"url":"https://patchwork.plctlab.org/api/1.2/patches/114896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:13","name":"[v5,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/mbox/"},{"id":114889,"url":"https://patchwork.plctlab.org/api/1.2/patches/114889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:14","name":"[v5,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/mbox/"},{"id":114890,"url":"https://patchwork.plctlab.org/api/1.2/patches/114890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:15","name":"[v5,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/mbox/"},{"id":114899,"url":"https://patchwork.plctlab.org/api/1.2/patches/114899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:16","name":"[v5,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/mbox/"},{"id":114892,"url":"https://patchwork.plctlab.org/api/1.2/patches/114892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:17","name":"[v5,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/mbox/"},{"id":114895,"url":"https://patchwork.plctlab.org/api/1.2/patches/114895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:18","name":"[v5,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/mbox/"},{"id":114901,"url":"https://patchwork.plctlab.org/api/1.2/patches/114901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:19","name":"[v5,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/mbox/"},{"id":114894,"url":"https://patchwork.plctlab.org/api/1.2/patches/114894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:20","name":"[v5,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/mbox/"},{"id":114897,"url":"https://patchwork.plctlab.org/api/1.2/patches/114897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:21","name":"[v5,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/mbox/"},{"id":114903,"url":"https://patchwork.plctlab.org/api/1.2/patches/114903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:22","name":"[v5,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/mbox/"},{"id":114898,"url":"https://patchwork.plctlab.org/api/1.2/patches/114898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:23","name":"[v5,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/mbox/"},{"id":114900,"url":"https://patchwork.plctlab.org/api/1.2/patches/114900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:24","name":"[v5,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/mbox/"},{"id":114902,"url":"https://patchwork.plctlab.org/api/1.2/patches/114902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:25","name":"[v5,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/mbox/"},{"id":114949,"url":"https://patchwork.plctlab.org/api/1.2/patches/114949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:50","name":"[v6,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/mbox/"},{"id":114952,"url":"https://patchwork.plctlab.org/api/1.2/patches/114952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:51","name":"[v6,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/mbox/"},{"id":114955,"url":"https://patchwork.plctlab.org/api/1.2/patches/114955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:52","name":"[v6,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/mbox/"},{"id":114958,"url":"https://patchwork.plctlab.org/api/1.2/patches/114958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:53","name":"[v6,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/mbox/"},{"id":114953,"url":"https://patchwork.plctlab.org/api/1.2/patches/114953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:54","name":"[v6,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/mbox/"},{"id":114950,"url":"https://patchwork.plctlab.org/api/1.2/patches/114950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:55","name":"[v6,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/mbox/"},{"id":114956,"url":"https://patchwork.plctlab.org/api/1.2/patches/114956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:56","name":"[v6,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/mbox/"},{"id":114954,"url":"https://patchwork.plctlab.org/api/1.2/patches/114954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:57","name":"[v6,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/mbox/"},{"id":114960,"url":"https://patchwork.plctlab.org/api/1.2/patches/114960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:58","name":"[v6,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/mbox/"},{"id":114951,"url":"https://patchwork.plctlab.org/api/1.2/patches/114951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:59","name":"[v6,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/mbox/"},{"id":114962,"url":"https://patchwork.plctlab.org/api/1.2/patches/114962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:00","name":"[v6,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/mbox/"},{"id":114957,"url":"https://patchwork.plctlab.org/api/1.2/patches/114957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:01","name":"[v6,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/mbox/"},{"id":114963,"url":"https://patchwork.plctlab.org/api/1.2/patches/114963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:02","name":"[v6,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/mbox/"},{"id":114961,"url":"https://patchwork.plctlab.org/api/1.2/patches/114961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:03","name":"[v6,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/mbox/"},{"id":114964,"url":"https://patchwork.plctlab.org/api/1.2/patches/114964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:04","name":"[v6,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/mbox/"},{"id":115075,"url":"https://patchwork.plctlab.org/api/1.2/patches/115075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/","msgid":"<20230702101422.762791-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T10:14:22","name":"LoongArch: gas: Fix shared builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/mbox/"},{"id":115076,"url":"https://patchwork.plctlab.org/api/1.2/patches/115076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:16:07","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/mbox/"},{"id":115077,"url":"https://patchwork.plctlab.org/api/1.2/patches/115077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:18:31","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/mbox/"},{"id":115083,"url":"https://patchwork.plctlab.org/api/1.2/patches/115083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:52","name":"[1/2] binutils: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/mbox/"},{"id":115082,"url":"https://patchwork.plctlab.org/api/1.2/patches/115082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:53","name":"[2/2] gas: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/mbox/"},{"id":115188,"url":"https://patchwork.plctlab.org/api/1.2/patches/115188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/","msgid":"<20230703044321.2951358-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T04:43:21","name":"ld: fix plugin tests for MIPS PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/mbox/"},{"id":115284,"url":"https://patchwork.plctlab.org/api/1.2/patches/115284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/","msgid":"<20230703101047.2589341-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-03T10:10:47","name":"RISC-V: Zvkh[a,b]: Remove individual instruction class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/mbox/"},{"id":115301,"url":"https://patchwork.plctlab.org/api/1.2/patches/115301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/","msgid":"<20230703103647.3162351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:36:47","name":"MIPS: Don'\''t __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/mbox/"},{"id":115305,"url":"https://patchwork.plctlab.org/api/1.2/patches/115305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/","msgid":"<20230703105034.3163572-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:50:34","name":"[v2] MIPS: Don'\''t move __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/mbox/"},{"id":115445,"url":"https://patchwork.plctlab.org/api/1.2/patches/115445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/","msgid":"<20230703181052.41059-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-03T18:10:52","name":"[Committed] IBM Z: Fix pcrel relocs for symA-symB expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/mbox/"},{"id":115692,"url":"https://patchwork.plctlab.org/api/1.2/patches/115692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/","msgid":"<20230704102703.650038-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:02","name":"[committed,1/2] arc: Update neg<.f> 0,b encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/mbox/"},{"id":115691,"url":"https://patchwork.plctlab.org/api/1.2/patches/115691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/","msgid":"<20230704102703.650038-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:03","name":"[committed,2/2] arc: Update default target CPU to match GCC defaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/mbox/"},{"id":115742,"url":"https://patchwork.plctlab.org/api/1.2/patches/115742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/","msgid":"<20230704121832.222400-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-04T12:18:32","name":"Align linkerscript symbols according to ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/mbox/"},{"id":115827,"url":"https://patchwork.plctlab.org/api/1.2/patches/115827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:18:32","name":"[01/10] x86: fold certain legacy/VEX table entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/mbox/"},{"id":115828,"url":"https://patchwork.plctlab.org/api/1.2/patches/115828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/","msgid":"<18221c8c-4d6e-f0f1-3738-785023be1268@suse.com>","list_archive_url":null,"date":"2023-07-04T15:19:53","name":"[02/10] x86: fold legacy/VEX {,V}MOV{H,L}* entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/mbox/"},{"id":115829,"url":"https://patchwork.plctlab.org/api/1.2/patches/115829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/","msgid":"<46594eee-305a-8913-c407-806158fbbe8f@suse.com>","list_archive_url":null,"date":"2023-07-04T15:20:35","name":"[03/10] x86: {,V}MOVNT* don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/mbox/"},{"id":115830,"url":"https://patchwork.plctlab.org/api/1.2/patches/115830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/","msgid":"<02a1aabf-4759-009b-5718-f567ed39b81c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:02","name":"[04/10] x86: misc further memory-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/mbox/"},{"id":115832,"url":"https://patchwork.plctlab.org/api/1.2/patches/115832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/","msgid":"<96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:38","name":"[05/10] x86: SIMD shift-by-immediate don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/mbox/"},{"id":115834,"url":"https://patchwork.plctlab.org/api/1.2/patches/115834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:22:06","name":"[06/10] x86: slightly rework handling of some register-only insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/mbox/"},{"id":115835,"url":"https://patchwork.plctlab.org/api/1.2/patches/115835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/","msgid":"<25535360-ad14-8ed2-bd86-b96f97306e43@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:31","name":"[07/10] x86: various operations on mask registers can avoid going through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/mbox/"},{"id":115833,"url":"https://patchwork.plctlab.org/api/1.2/patches/115833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/","msgid":"<54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:59","name":"[08/10] x86: misc further register-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/mbox/"},{"id":115837,"url":"https://patchwork.plctlab.org/api/1.2/patches/115837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:23:25","name":"[09/10] x86: convert 0FXOP to just XOP in enumerator names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/mbox/"},{"id":115836,"url":"https://patchwork.plctlab.org/api/1.2/patches/115836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/","msgid":"<126aeaee-40ae-34aa-5e30-9579264d6336@suse.com>","list_archive_url":null,"date":"2023-07-04T15:24:08","name":"[10/10] x86: simplify table-referencing macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/mbox/"},{"id":116027,"url":"https://patchwork.plctlab.org/api/1.2/patches/116027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/","msgid":"<20230705084213.91043-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-07-05T08:42:13","name":"[RISC-V] Fix the valid gp range for gp relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/mbox/"},{"id":116978,"url":"https://patchwork.plctlab.org/api/1.2/patches/116978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/","msgid":"<20230707054306.2810080-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-07T05:43:06","name":"[v3] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/mbox/"},{"id":117059,"url":"https://patchwork.plctlab.org/api/1.2/patches/117059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/","msgid":"<20230707101024.2863421-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-07T10:10:24","name":"[committed] arc: Update/Add ARCv3 support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/mbox/"},{"id":117125,"url":"https://patchwork.plctlab.org/api/1.2/patches/117125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-07T12:01:07","name":"ld: fix build with old glibc / gcc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/mbox/"},{"id":117135,"url":"https://patchwork.plctlab.org/api/1.2/patches/117135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/","msgid":"<88c2fb96-185d-ae27-c025-ed025ed54641@suse.com>","list_archive_url":null,"date":"2023-07-07T13:47:35","name":"ld/PDB: fix off-by-1 in add_globals_ref()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/mbox/"},{"id":117306,"url":"https://patchwork.plctlab.org/api/1.2/patches/117306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/","msgid":"<878rbrgzoz.fsf@gmail.com>","list_archive_url":null,"date":"2023-07-07T21:47:48","name":"objdump: Round ASCII art lines in jump visualization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/mbox/"},{"id":117387,"url":"https://patchwork.plctlab.org/api/1.2/patches/117387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/","msgid":"<20230708053035.528911-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-08T05:30:35","name":"[v4] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/mbox/"},{"id":118315,"url":"https://patchwork.plctlab.org/api/1.2/patches/118315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/","msgid":"<20230711083214.689474-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-11T08:32:14","name":"[v2] RISC-V: Support Zca/f/d extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/mbox/"},{"id":118324,"url":"https://patchwork.plctlab.org/api/1.2/patches/118324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:30","name":"[1/2] LoongArch: bfd: Remove elf_seg_map condition in loongarch_elf_relax_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/mbox/"},{"id":118325,"url":"https://patchwork.plctlab.org/api/1.2/patches/118325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:31","name":"[2/2] LoongArch: bfd: Add counter to get real relax region","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/mbox/"},{"id":118766,"url":"https://patchwork.plctlab.org/api/1.2/patches/118766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:38:28","name":".noinit and .persistent alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/mbox/"},{"id":118767,"url":"https://patchwork.plctlab.org/api/1.2/patches/118767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:39:51","name":".noinit and .persistent for msp430","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/mbox/"},{"id":118801,"url":"https://patchwork.plctlab.org/api/1.2/patches/118801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T03:54:33","name":"Support NEXT_SECTION in ALIGNOF and SIZEOF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/mbox/"},{"id":119149,"url":"https://patchwork.plctlab.org/api/1.2/patches/119149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/","msgid":"<20230712124036.3385283-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-12T12:40:36","name":"[v2] RISC-V: Supports Zcb extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/mbox/"},{"id":119190,"url":"https://patchwork.plctlab.org/api/1.2/patches/119190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-07-12T13:56:54","name":"Let '\''^'\'' through the lexer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/mbox/"},{"id":119481,"url":"https://patchwork.plctlab.org/api/1.2/patches/119481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/","msgid":"<62b68369-0d02-3472-bbe6-cb627661252e@oracle.com>","list_archive_url":null,"date":"2023-07-13T02:35:06","name":"Patch for version.texi?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/mbox/"},{"id":119567,"url":"https://patchwork.plctlab.org/api/1.2/patches/119567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:32:59","name":"[1/5] Support Intel AVX-VNNI-INT16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/mbox/"},{"id":119565,"url":"https://patchwork.plctlab.org/api/1.2/patches/119565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:00","name":"[2/5] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/mbox/"},{"id":119563,"url":"https://patchwork.plctlab.org/api/1.2/patches/119563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:01","name":"[3/5] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/mbox/"},{"id":119566,"url":"https://patchwork.plctlab.org/api/1.2/patches/119566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:02","name":"[4/5] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/mbox/"},{"id":119562,"url":"https://patchwork.plctlab.org/api/1.2/patches/119562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:03","name":"[5/5] Support Intel PBNDKB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/mbox/"},{"id":119993,"url":"https://patchwork.plctlab.org/api/1.2/patches/119993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/","msgid":"<20230713153738.2638727-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-13T15:37:38","name":"gprofng: 30602 [2.41] gprofng test hangs on i686-linux-gnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":120205,"url":"https://patchwork.plctlab.org/api/1.2/patches/120205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:34:41","name":"AIX_WEAK_SUPPORT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/mbox/"},{"id":120206,"url":"https://patchwork.plctlab.org/api/1.2/patches/120206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:20","name":"More tidies to objcopy archive handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/mbox/"},{"id":120207,"url":"https://patchwork.plctlab.org/api/1.2/patches/120207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:48","name":"Fix loongarch build with gcc-4.5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/mbox/"},{"id":120208,"url":"https://patchwork.plctlab.org/api/1.2/patches/120208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:36:51","name":"Make the default gas symbol hash table larger","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/mbox/"},{"id":120326,"url":"https://patchwork.plctlab.org/api/1.2/patches/120326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/","msgid":"<2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com>","list_archive_url":null,"date":"2023-07-14T08:22:56","name":"'\''make pdf'\'' fails due to: [PATCH] Let '\''^'\'' through the lexer]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/mbox/"},{"id":120394,"url":"https://patchwork.plctlab.org/api/1.2/patches/120394/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/","msgid":"<40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:17","name":"[1/2] x86: simplify disassembly of LAR/LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/mbox/"},{"id":120395,"url":"https://patchwork.plctlab.org/api/1.2/patches/120395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/","msgid":"<7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:39","name":"[2/2] x86: adjust disassembly of insns operating on selector values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/mbox/"},{"id":120981,"url":"https://patchwork.plctlab.org/api/1.2/patches/120981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-16T23:07:57","name":"PR10957, Missing option to really print section+offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/mbox/"},{"id":121117,"url":"https://patchwork.plctlab.org/api/1.2/patches/121117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:28","name":"[1/2] LoongArch: Fix instruction immediate bug caused by sign-extend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/mbox/"},{"id":121118,"url":"https://patchwork.plctlab.org/api/1.2/patches/121118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:29","name":"[2/2] LoongArch: Fix immediate overflow check bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/mbox/"},{"id":121130,"url":"https://patchwork.plctlab.org/api/1.2/patches/121130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/","msgid":"<20230717084146.7978-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-07-17T08:41:46","name":"[gdb/build] Fix Wlto-type-mismatch in opcodes/ft32-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/mbox/"},{"id":121835,"url":"https://patchwork.plctlab.org/api/1.2/patches/121835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/","msgid":"<20230718075412.1304548-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T07:54:12","name":"[v2] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/mbox/"},{"id":121848,"url":"https://patchwork.plctlab.org/api/1.2/patches/121848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/","msgid":"<20230718080915.1391780-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:09:15","name":"[v2] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/mbox/"},{"id":121854,"url":"https://patchwork.plctlab.org/api/1.2/patches/121854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/","msgid":"<20230718081358.1394673-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:13:58","name":"[v2] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/mbox/"},{"id":122353,"url":"https://patchwork.plctlab.org/api/1.2/patches/122353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:07","name":"gas 32-bit host compile warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/mbox/"},{"id":122354,"url":"https://patchwork.plctlab.org/api/1.2/patches/122354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:45","name":"Build all the objdump extensions with --enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/mbox/"},{"id":122355,"url":"https://patchwork.plctlab.org/api/1.2/patches/122355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:41:25","name":"Tidy binutils configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/mbox/"},{"id":122356,"url":"https://patchwork.plctlab.org/api/1.2/patches/122356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:42:10","name":"[GOLD,PowerPC64] Debug info relocation overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/mbox/"},{"id":122359,"url":"https://patchwork.plctlab.org/api/1.2/patches/122359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/","msgid":"<20230719021721.776961-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-19T02:17:21","name":"LoongArch: ld: Simplify inserting IRELATIVE relocations to .rela.dyn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/mbox/"},{"id":122541,"url":"https://patchwork.plctlab.org/api/1.2/patches/122541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/","msgid":"<0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org>","list_archive_url":null,"date":"2023-07-19T10:54:58","name":"objcopy embeds the current time and ignores SOURCE_DATE_EPOCH making the output unreproducible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/mbox/"},{"id":123087,"url":"https://patchwork.plctlab.org/api/1.2/patches/123087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/","msgid":"<20230720083213.2280286-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-20T08:32:13","name":"Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/mbox/"},{"id":123319,"url":"https://patchwork.plctlab.org/api/1.2/patches/123319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2023-07-20T14:39:14","name":"xtensa: add dynconfig option for ld/gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/mbox/"},{"id":123564,"url":"https://patchwork.plctlab.org/api/1.2/patches/123564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/","msgid":"<20230721053218.16817-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-07-21T05:32:18","name":"RISC-V: Fix wrongly inserted IRELATIVE relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/mbox/"},{"id":123611,"url":"https://patchwork.plctlab.org/api/1.2/patches/123611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/","msgid":"<32719c54-c66a-384e-d570-ebefe607e3e9@suse.com>","list_archive_url":null,"date":"2023-07-21T07:12:50","name":"[RFC] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/mbox/"},{"id":123632,"url":"https://patchwork.plctlab.org/api/1.2/patches/123632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:50","name":"[1/7] kvx: Add bf files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/mbox/"},{"id":123627,"url":"https://patchwork.plctlab.org/api/1.2/patches/123627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:51","name":"[2/7] kvx: Add binutils files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/mbox/"},{"id":123629,"url":"https://patchwork.plctlab.org/api/1.2/patches/123629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:53","name":"[4/7] kvx: Add ld files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/mbox/"},{"id":123635,"url":"https://patchwork.plctlab.org/api/1.2/patches/123635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-6-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:54","name":"[5/7] kvx: Add include files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/mbox/"},{"id":123631,"url":"https://patchwork.plctlab.org/api/1.2/patches/123631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:56","name":"[7/7] kvx: Add toplevel files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/mbox/"},{"id":123757,"url":"https://patchwork.plctlab.org/api/1.2/patches/123757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/","msgid":"<20230721103336.22880-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T10:33:36","name":"[COMMITTED] DesCGENization of the BPF binutils port","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/mbox/"},{"id":123835,"url":"https://patchwork.plctlab.org/api/1.2/patches/123835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/","msgid":"<20230721124052.1374-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T12:40:52","name":"[COMMITTED] bpf: add missing bpf-dis.c to opcodes/Makefile.am","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/mbox/"},{"id":123913,"url":"https://patchwork.plctlab.org/api/1.2/patches/123913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/","msgid":"","list_archive_url":null,"date":"2023-07-21T15:16:20","name":"[1/1] gas: add new command line option --no-group-check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/mbox/"},{"id":123924,"url":"https://patchwork.plctlab.org/api/1.2/patches/123924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/","msgid":"<20230721152656.4122973-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-21T15:26:56","name":"NEWS: record mips*64 CPU name and -gnuabi64 ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/mbox/"},{"id":124044,"url":"https://patchwork.plctlab.org/api/1.2/patches/124044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/","msgid":"<20230721175855.6460-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T17:58:55","name":"bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/mbox/"},{"id":124045,"url":"https://patchwork.plctlab.org/api/1.2/patches/124045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/","msgid":"<20230721180158.8573-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:01:58","name":"[COMMITTED,1/2] bpf: opcodes, gas: support for signed register move V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/mbox/"},{"id":124046,"url":"https://patchwork.plctlab.org/api/1.2/patches/124046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/","msgid":"<20230721180220.8632-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:02:20","name":"[COMMITTED,2/2] bpf: opcodes, gas: support for signed load V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/mbox/"},{"id":124061,"url":"https://patchwork.plctlab.org/api/1.2/patches/124061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/","msgid":"<20230721185459.7125-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:54:59","name":"[v2] bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/mbox/"},{"id":124567,"url":"https://patchwork.plctlab.org/api/1.2/patches/124567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/","msgid":"<20230723232249.15739-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-23T23:22:49","name":"bpf: add support for jal/gotol jump instruction with 32-bit target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/mbox/"},{"id":124569,"url":"https://patchwork.plctlab.org/api/1.2/patches/124569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/","msgid":"<20230724001401.2253-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:14:01","name":"[COMMITTED] bpf: gas, opcodes: fix pseudoc syntax for MOVS* and LDXS* insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/mbox/"},{"id":124571,"url":"https://patchwork.plctlab.org/api/1.2/patches/124571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/","msgid":"<20230724005651.15597-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:56:51","name":"[COMMITTED] bpf: gas, include, opcode: add suppor for instructions BSWAP{16, 32, 64}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/mbox/"},{"id":124583,"url":"https://patchwork.plctlab.org/api/1.2/patches/124583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/","msgid":"<18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T02:52:16","name":"RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124611,"url":"https://patchwork.plctlab.org/api/1.2/patches/124611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/","msgid":"<20230724052442.498966-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T05:24:42","name":"RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/mbox/"},{"id":124618,"url":"https://patchwork.plctlab.org/api/1.2/patches/124618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:51","name":"[1/2] RISC-V: Prohibit the '\''Zcf'\'' extension on RV64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124619,"url":"https://patchwork.plctlab.org/api/1.2/patches/124619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:52","name":"[2/2] RISC-V: Implications from '\''Zc[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124661,"url":"https://patchwork.plctlab.org/api/1.2/patches/124661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/","msgid":"<20230724074904.637833-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T07:49:04","name":"RISC-V: Add '\''Zacas'\'' extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/mbox/"},{"id":125259,"url":"https://patchwork.plctlab.org/api/1.2/patches/125259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/","msgid":"<695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T01:56:28","name":"[1/1] RISC-V: Enable RVC on \".option arch, +zca\" etc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125263,"url":"https://patchwork.plctlab.org/api/1.2/patches/125263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:44","name":"[1/2] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125264,"url":"https://patchwork.plctlab.org/api/1.2/patches/125264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:45","name":"[2/2] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125265,"url":"https://patchwork.plctlab.org/api/1.2/patches/125265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T02:35:10","name":"[v2] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125496,"url":"https://patchwork.plctlab.org/api/1.2/patches/125496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/","msgid":"<20230725104738.8619-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-25T10:47:38","name":"RISC-V: Remove redundant RVV opcode definitions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/mbox/"},{"id":125567,"url":"https://patchwork.plctlab.org/api/1.2/patches/125567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T12:19:34","name":"[1/1] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/mbox/"},{"id":125798,"url":"https://patchwork.plctlab.org/api/1.2/patches/125798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/","msgid":"<20230725203805.9376-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:38:05","name":"bpf: Update atomic instruction pseudo-C syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/mbox/"},{"id":125799,"url":"https://patchwork.plctlab.org/api/1.2/patches/125799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/","msgid":"<20230725204142.9462-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:41:42","name":"bpf: Add atomic compare-and-exchange instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/mbox/"},{"id":125800,"url":"https://patchwork.plctlab.org/api/1.2/patches/125800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/","msgid":"<20230725204435.9560-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:44:35","name":"bpf: accept # as an inline comment char","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/mbox/"},{"id":125996,"url":"https://patchwork.plctlab.org/api/1.2/patches/125996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/","msgid":"<12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T00:05:53","name":"[v4,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126009,"url":"https://patchwork.plctlab.org/api/1.2/patches/126009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:17","name":"Regen bpf opcodes POTFILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/mbox/"},{"id":126010,"url":"https://patchwork.plctlab.org/api/1.2/patches/126010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:43","name":"bpf: format not a string literal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/mbox/"},{"id":126011,"url":"https://patchwork.plctlab.org/api/1.2/patches/126011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:43:56","name":"Don'\''t warn on .attach_to_group to same group","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/mbox/"},{"id":126013,"url":"https://patchwork.plctlab.org/api/1.2/patches/126013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:15","name":"[GOLD] reporting local symbol names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/mbox/"},{"id":126014,"url":"https://patchwork.plctlab.org/api/1.2/patches/126014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:57","name":"PR30657, gprof heap buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/mbox/"},{"id":126031,"url":"https://patchwork.plctlab.org/api/1.2/patches/126031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/","msgid":"<5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T01:51:15","name":"RISC-V: Add actual '\''Zvkt'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126042,"url":"https://patchwork.plctlab.org/api/1.2/patches/126042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/","msgid":"<20230726032206.494326-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T03:22:06","name":"RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/mbox/"},{"id":126208,"url":"https://patchwork.plctlab.org/api/1.2/patches/126208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:21","name":"[v2,1/2] RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/mbox/"},{"id":126207,"url":"https://patchwork.plctlab.org/api/1.2/patches/126207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:22","name":"[2/2] RISC-V: Support Zcmp cm.mv instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/mbox/"},{"id":126233,"url":"https://patchwork.plctlab.org/api/1.2/patches/126233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/","msgid":"<20230726094059.25399-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T09:40:59","name":"[COMMITTED] bpf: fix register NEG[32] instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/mbox/"},{"id":126342,"url":"https://patchwork.plctlab.org/api/1.2/patches/126342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/","msgid":"<20230726130342.12119-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T13:03:42","name":"[COMMITTED] bpf: gas: add negi and neg32i tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/mbox/"},{"id":126575,"url":"https://patchwork.plctlab.org/api/1.2/patches/126575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:19","name":"[RFC,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126576,"url":"https://patchwork.plctlab.org/api/1.2/patches/126576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:20","name":"[RFC,2/3] RISC-V: Add complex implications from '\''C'\''+'\''[DF]'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126577,"url":"https://patchwork.plctlab.org/api/1.2/patches/126577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"<8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-27T00:30:21","name":"[RFC,3/3] RISC-V: \".option norvc\" to disable '\''C'\'' and subsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126719,"url":"https://patchwork.plctlab.org/api/1.2/patches/126719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/","msgid":"<20230727071550.1814187-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-27T07:15:50","name":"Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/mbox/"},{"id":126884,"url":"https://patchwork.plctlab.org/api/1.2/patches/126884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:07","name":"[1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/mbox/"},{"id":126885,"url":"https://patchwork.plctlab.org/api/1.2/patches/126885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:08","name":"[2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/mbox/"},{"id":126984,"url":"https://patchwork.plctlab.org/api/1.2/patches/126984/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:09:22","name":"sh: uninitialised sh_operand_info.type in get_specific","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/mbox/"},{"id":126985,"url":"https://patchwork.plctlab.org/api/1.2/patches/126985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:10:19","name":"/DISCARD/ in ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/mbox/"},{"id":127033,"url":"https://patchwork.plctlab.org/api/1.2/patches/127033/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/","msgid":"<20230727154405.3013782-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-27T15:44:05","name":"gprofng: create a list of available views","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":127060,"url":"https://patchwork.plctlab.org/api/1.2/patches/127060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-07-27T16:48:24","name":"RISC-V: Do not gp relax against an ABS symbol if it is far away.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":127297,"url":"https://patchwork.plctlab.org/api/1.2/patches/127297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T03:37:34","name":"[COMMITTED] Fix typo in riscv-dis.c comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127316,"url":"https://patchwork.plctlab.org/api/1.2/patches/127316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:39:56","name":"coff/pe/xcoff and --extract-symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/mbox/"},{"id":127317,"url":"https://patchwork.plctlab.org/api/1.2/patches/127317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:40:27","name":"Fix recent x86 pe/coff testsuite regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/mbox/"},{"id":127318,"url":"https://patchwork.plctlab.org/api/1.2/patches/127318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:41:05","name":"ldscripts/empty-address vs. xcoff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/mbox/"},{"id":127320,"url":"https://patchwork.plctlab.org/api/1.2/patches/127320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:32","name":"[committed,01/16] Revert \"MIPS: support mips*64 as CPU and gnuabi64 as ABI\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/mbox/"},{"id":127321,"url":"https://patchwork.plctlab.org/api/1.2/patches/127321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:38","name":"[committed,02/16] MIPS/LD: Include n64 `.interp'\'' with INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/mbox/"},{"id":127322,"url":"https://patchwork.plctlab.org/api/1.2/patches/127322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:42","name":"[committed,03/16] MIPS/GAS/testsuite: Disable compact EH #7 tests with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/mbox/"},{"id":127325,"url":"https://patchwork.plctlab.org/api/1.2/patches/127325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:47","name":"[committed,04/16] MIPS/LD/testsuite: Fix unaligned JALX failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/mbox/"},{"id":127327,"url":"https://patchwork.plctlab.org/api/1.2/patches/127327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:51","name":"[committed,05/16] MIPS/LD/testsuite: Fix JALR relaxation test failure with IRIX 6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/mbox/"},{"id":127323,"url":"https://patchwork.plctlab.org/api/1.2/patches/127323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:55","name":"[committed,06/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with IRIX targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/mbox/"},{"id":127331,"url":"https://patchwork.plctlab.org/api/1.2/patches/127331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:02","name":"[committed,07/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/mbox/"},{"id":127324,"url":"https://patchwork.plctlab.org/api/1.2/patches/127324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:07","name":"[committed,08/16] MIPS/LD/testsuite: Run `got-dump-1'\'' for o32/n32 ABIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/mbox/"},{"id":127326,"url":"https://patchwork.plctlab.org/api/1.2/patches/127326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:12","name":"[committed,09/16] MIPS/GAS/testsuite: Force o32 for tests expecting 32-bit addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/mbox/"},{"id":127329,"url":"https://patchwork.plctlab.org/api/1.2/patches/127329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:16","name":"[committed,10/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test n64 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/mbox/"},{"id":127328,"url":"https://patchwork.plctlab.org/api/1.2/patches/127328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:20","name":"[committed,11/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test IRIX 6 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/mbox/"},{"id":127330,"url":"https://patchwork.plctlab.org/api/1.2/patches/127330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:24","name":"[committed,12/16] testsuite: Also discard the `.MIPS.options'\'' section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/mbox/"},{"id":127333,"url":"https://patchwork.plctlab.org/api/1.2/patches/127333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:28","name":"[committed,13/16] MIPS/testsuite: Handle 64-bit addresses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/mbox/"},{"id":127334,"url":"https://patchwork.plctlab.org/api/1.2/patches/127334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:33","name":"[committed,14/16] testsuite: Handle composed R_MIPS_NONE relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/mbox/"},{"id":127335,"url":"https://patchwork.plctlab.org/api/1.2/patches/127335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:37","name":"[committed,15/16] MIPS/GAS/testsuite: Fix n64 compact EH failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/mbox/"},{"id":127332,"url":"https://patchwork.plctlab.org/api/1.2/patches/127332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:42","name":"[committed,16/16] MIPS: Support `-gnuabi64'\'' target triplet suffix for 64-bit Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/mbox/"},{"id":127491,"url":"https://patchwork.plctlab.org/api/1.2/patches/127491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T09:52:32","name":"gas: amend X_unsigned uses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/mbox/"},{"id":127697,"url":"https://patchwork.plctlab.org/api/1.2/patches/127697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/","msgid":"<20230728152042.401562-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T15:20:34","name":"ld: Fix test failures with --enable-textrel-check=error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/mbox/"},{"id":127730,"url":"https://patchwork.plctlab.org/api/1.2/patches/127730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/","msgid":"<20230728162440.32565-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-28T16:24:40","name":"[COMMITTED] bpf: gas: support relaxation of V4 jump instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/mbox/"},{"id":127831,"url":"https://patchwork.plctlab.org/api/1.2/patches/127831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/","msgid":"<20230728185504.2455308-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T18:55:01","name":"ld: fix typo in --enable-warn-rwx-segments help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/mbox/"},{"id":127957,"url":"https://patchwork.plctlab.org/api/1.2/patches/127957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-29T01:56:18","name":"[REVIEW,ONLY,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127958,"url":"https://patchwork.plctlab.org/api/1.2/patches/127958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:19","name":"[REVIEW,ONLY,2/3] MOCK: RISC-V: Add '\''Zce'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127959,"url":"https://patchwork.plctlab.org/api/1.2/patches/127959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:20","name":"[REVIEW,ONLY,3/3] MOCK: RISC-V: Tests for '\''Zce'\'' implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128259,"url":"https://patchwork.plctlab.org/api/1.2/patches/128259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/","msgid":"<20230730190907.22720-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T19:09:07","name":"[COMMITTED] bpf: gas: add field overflow checking to the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/mbox/"},{"id":128281,"url":"https://patchwork.plctlab.org/api/1.2/patches/128281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/","msgid":"<20230730204712.10563-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T20:47:12","name":"[COMMITTED] bpf: include, bfd, opcodes: add EF_BPF_CPUVER ELF header flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/mbox/"},{"id":128555,"url":"https://patchwork.plctlab.org/api/1.2/patches/128555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/","msgid":"<55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-31T10:25:03","name":"[COMMITTED] RISC-V: Fix typo in the test case name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128692,"url":"https://patchwork.plctlab.org/api/1.2/patches/128692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/","msgid":"<20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com>","list_archive_url":null,"date":"2023-07-31T13:44:22","name":"gas: rework timestamp preservation on doc/asconfig.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/mbox/"},{"id":28,"url":"https://patchwork.plctlab.org/api/1.2/bundles/28/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-08","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":128888,"url":"https://patchwork.plctlab.org/api/1.2/patches/128888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/","msgid":"<20230731223140.3343971-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-07-31T22:31:40","name":"gprofng: Fix build with 64bit file offset on 32bit machines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/mbox/"},{"id":129513,"url":"https://patchwork.plctlab.org/api/1.2/patches/129513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:27:59","name":"Don'\''t declare xmalloc or xrealloc in bucomm.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/mbox/"},{"id":129514,"url":"https://patchwork.plctlab.org/api/1.2/patches/129514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:29:06","name":"Don'\''t declare xmalloc and others in ldmisc.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/mbox/"},{"id":129965,"url":"https://patchwork.plctlab.org/api/1.2/patches/129965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/","msgid":"<20230802164720.519587-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-08-02T16:47:20","name":"Remove PEI_HEADERS define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/mbox/"},{"id":130219,"url":"https://patchwork.plctlab.org/api/1.2/patches/130219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/","msgid":"<92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:03:51","name":"[1/1] RISC-V: Imply '\''Zicsr'\'' from '\''Zve32x'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130222,"url":"https://patchwork.plctlab.org/api/1.2/patches/130222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:53","name":"[REVIEW,ONLY,1/4] UNRATIFIED RISC-V: Add '\''Zfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130223,"url":"https://patchwork.plctlab.org/api/1.2/patches/130223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:54","name":"[REVIEW,ONLY,2/4] UNRATIFIED RISC-V: Add '\''Zvfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130227,"url":"https://patchwork.plctlab.org/api/1.2/patches/130227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:55","name":"[REVIEW,ONLY,3/4] UNRATIFIED RISC-V: Add '\''Zvfbfwma'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130226,"url":"https://patchwork.plctlab.org/api/1.2/patches/130226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:56","name":"[REVIEW,ONLY,4/4] RISC-V: Tentative \".bfloat16\" assembly support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130237,"url":"https://patchwork.plctlab.org/api/1.2/patches/130237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T01:19:19","name":"RISC-V: Remove support for non-existing '\''Zve32d'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130312,"url":"https://patchwork.plctlab.org/api/1.2/patches/130312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T06:00:03","name":"RISC-V: Add support for '\''Zvfh'\'' and '\''Zvfhmin'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130313,"url":"https://patchwork.plctlab.org/api/1.2/patches/130313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/","msgid":"<8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T06:00:56","name":"RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130371,"url":"https://patchwork.plctlab.org/api/1.2/patches/130371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/","msgid":"<860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T08:04:11","name":"[v2] RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130501,"url":"https://patchwork.plctlab.org/api/1.2/patches/130501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:42:25","name":"objdump, nm: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/mbox/"},{"id":130502,"url":"https://patchwork.plctlab.org/api/1.2/patches/130502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:01","name":"cris: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/mbox/"},{"id":130506,"url":"https://patchwork.plctlab.org/api/1.2/patches/130506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:42","name":"wrstabs: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/mbox/"},{"id":130509,"url":"https://patchwork.plctlab.org/api/1.2/patches/130509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:11","name":"dlltool: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/mbox/"},{"id":130504,"url":"https://patchwork.plctlab.org/api/1.2/patches/130504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:39","name":"resrc: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/mbox/"},{"id":130514,"url":"https://patchwork.plctlab.org/api/1.2/patches/130514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:11","name":"gprof: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/mbox/"},{"id":130507,"url":"https://patchwork.plctlab.org/api/1.2/patches/130507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:37","name":"ld: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/mbox/"},{"id":130510,"url":"https://patchwork.plctlab.org/api/1.2/patches/130510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:03","name":"xtensa: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/mbox/"},{"id":130512,"url":"https://patchwork.plctlab.org/api/1.2/patches/130512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:40","name":"arm: sanitizer stringop-overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/mbox/"},{"id":130515,"url":"https://patchwork.plctlab.org/api/1.2/patches/130515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:11","name":"cris: sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/mbox/"},{"id":130517,"url":"https://patchwork.plctlab.org/api/1.2/patches/130517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:37","name":"binutils sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/mbox/"},{"id":130521,"url":"https://patchwork.plctlab.org/api/1.2/patches/130521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:48:17","name":"readelf sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/mbox/"},{"id":130524,"url":"https://patchwork.plctlab.org/api/1.2/patches/130524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/","msgid":"<20230803115107.63736-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-08-03T11:51:07","name":"RISC-V: Use tp as gp when no TLS is used.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/mbox/"},{"id":130844,"url":"https://patchwork.plctlab.org/api/1.2/patches/130844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/","msgid":"<20230803203339.822435-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-03T20:33:39","name":"gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":131007,"url":"https://patchwork.plctlab.org/api/1.2/patches/131007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:03","name":"PR30697, ppc32 mix of local-dynamic and global-dynamic TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/mbox/"},{"id":131008,"url":"https://patchwork.plctlab.org/api/1.2/patches/131008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:32","name":"ppc: sanity check writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/mbox/"},{"id":131118,"url":"https://patchwork.plctlab.org/api/1.2/patches/131118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/","msgid":"<190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com>","list_archive_url":null,"date":"2023-08-04T11:48:40","name":"[v2] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/mbox/"},{"id":131128,"url":"https://patchwork.plctlab.org/api/1.2/patches/131128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-04T12:00:57","name":"RISC-V: move various alias entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/mbox/"},{"id":131235,"url":"https://patchwork.plctlab.org/api/1.2/patches/131235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/","msgid":"<0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com>","list_archive_url":null,"date":"2023-08-04T16:18:06","name":"as: Fix typo in manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/mbox/"},{"id":131556,"url":"https://patchwork.plctlab.org/api/1.2/patches/131556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-06T01:53:10","name":"RISC-V: Fix opcode entries of \"vmsge{,u}.vx\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131668,"url":"https://patchwork.plctlab.org/api/1.2/patches/131668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/","msgid":"<1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-07T05:13:08","name":"RISC-V: Support extension version number 0.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131694,"url":"https://patchwork.plctlab.org/api/1.2/patches/131694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/","msgid":"<296de87b-cb6d-004e-bedc-d509c6361080@suse.com>","list_archive_url":null,"date":"2023-08-07T07:00:08","name":"RISC-V: move comment describing rules for riscv_opcodes[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/mbox/"},{"id":131805,"url":"https://patchwork.plctlab.org/api/1.2/patches/131805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/","msgid":"<20230807111029.2320238-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:04","name":"[01/45] *: Regenerate autoconf and aclocal files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/mbox/"},{"id":131802,"url":"https://patchwork.plctlab.org/api/1.2/patches/131802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/","msgid":"<20230807111029.2320238-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:05","name":"[02/45] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/mbox/"},{"id":131808,"url":"https://patchwork.plctlab.org/api/1.2/patches/131808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/","msgid":"<20230807111029.2320238-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:06","name":"[03/45] c++: source position of lambda captures [PR84471]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/mbox/"},{"id":131823,"url":"https://patchwork.plctlab.org/api/1.2/patches/131823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/","msgid":"<20230807111029.2320238-5-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:07","name":"[04/45] Updated constants from ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/mbox/"},{"id":131803,"url":"https://patchwork.plctlab.org/api/1.2/patches/131803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/","msgid":"<20230807111029.2320238-6-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:08","name":"[05/45] LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/mbox/"},{"id":131813,"url":"https://patchwork.plctlab.org/api/1.2/patches/131813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/","msgid":"<20230807111029.2320238-7-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:09","name":"[06/45] Darwin : Update libtool and dependencies for Darwin20 [PR97865]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/mbox/"},{"id":131812,"url":"https://patchwork.plctlab.org/api/1.2/patches/131812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/","msgid":"<20230807111029.2320238-8-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:10","name":"[07/45] configure: Do not build the ununsed libffi shared library.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/mbox/"},{"id":131830,"url":"https://patchwork.plctlab.org/api/1.2/patches/131830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/","msgid":"<20230807111029.2320238-9-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:11","name":"[08/45] configure: When host-shared, pass --with-pic to in-tree lib configs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/mbox/"},{"id":131821,"url":"https://patchwork.plctlab.org/api/1.2/patches/131821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/","msgid":"<20230807111029.2320238-10-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:12","name":"[09/45] configure: Implement --enable-host-pie","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/mbox/"},{"id":131817,"url":"https://patchwork.plctlab.org/api/1.2/patches/131817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/","msgid":"<20230807111029.2320238-11-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:13","name":"[10/45] configure: Only create serdep.tmp if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/mbox/"},{"id":131826,"url":"https://patchwork.plctlab.org/api/1.2/patches/131826/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/","msgid":"<20230807111029.2320238-12-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:14","name":"[11/45] configure, Darwin: Ensure overrides to host-pie are passed to gcc configure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/mbox/"},{"id":131838,"url":"https://patchwork.plctlab.org/api/1.2/patches/131838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/","msgid":"<20230807111029.2320238-13-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:15","name":"[12/45] Remove support for Intel MIC offloading","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/mbox/"},{"id":131869,"url":"https://patchwork.plctlab.org/api/1.2/patches/131869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/","msgid":"<20230807111029.2320238-14-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:16","name":"[13/45] configure: use OBJDUMP determined by libtool [PR95648]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/mbox/"},{"id":131860,"url":"https://patchwork.plctlab.org/api/1.2/patches/131860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/","msgid":"<20230807111029.2320238-15-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:17","name":"[14/45] configure: Account CXXFLAGS in gcc-plugin.m4.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/mbox/"},{"id":131840,"url":"https://patchwork.plctlab.org/api/1.2/patches/131840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/","msgid":"<20230807111029.2320238-16-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:18","name":"[15/45] Add TFLAGS to gcc'\''s GCC_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/mbox/"},{"id":131850,"url":"https://patchwork.plctlab.org/api/1.2/patches/131850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/","msgid":"<20230807111029.2320238-17-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:19","name":"[16/45] Merge modula-2 front end onto gcc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/mbox/"},{"id":131870,"url":"https://patchwork.plctlab.org/api/1.2/patches/131870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/","msgid":"<20230807111029.2320238-18-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:20","name":"[17/45] sync toplevel with GCC: drop 32b PA-RISC on HPUX in GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/mbox/"},{"id":131847,"url":"https://patchwork.plctlab.org/api/1.2/patches/131847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/","msgid":"<20230807111029.2320238-19-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:21","name":"[18/45] Fix PR bootstrap/102389: --with-build-config=bootstrap-lto is broken","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/mbox/"},{"id":131828,"url":"https://patchwork.plctlab.org/api/1.2/patches/131828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/","msgid":"<20230807111029.2320238-20-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:22","name":"[19/45] gcc: Add '\''mcf'\'' thread model support from mcfgthread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/mbox/"},{"id":131829,"url":"https://patchwork.plctlab.org/api/1.2/patches/131829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/","msgid":"<20230807111029.2320238-21-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:23","name":"[20/45] Darwin, config: Revise host config fragment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/mbox/"},{"id":131843,"url":"https://patchwork.plctlab.org/api/1.2/patches/131843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/","msgid":"<20230807111029.2320238-22-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:24","name":"[21/45] configure: Allow host fragments to react to --enable-host-shared.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/mbox/"},{"id":131873,"url":"https://patchwork.plctlab.org/api/1.2/patches/131873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/","msgid":"<20230807111029.2320238-23-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:25","name":"[22/45] mh-mingw: Set __USE_MINGW_ACCESS in missed C++ flags variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/mbox/"},{"id":131839,"url":"https://patchwork.plctlab.org/api/1.2/patches/131839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/","msgid":"<20230807111029.2320238-24-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:26","name":"[23/45] mh-mingw: drop unused BOOT_CXXFLAGS variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/mbox/"},{"id":131842,"url":"https://patchwork.plctlab.org/api/1.2/patches/131842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/","msgid":"<20230807111029.2320238-25-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:27","name":"[24/45] config-ml.in: Suppress output from multi-do recipes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/mbox/"},{"id":131939,"url":"https://patchwork.plctlab.org/api/1.2/patches/131939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/","msgid":"<20230807111029.2320238-26-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:28","name":"[25/45] Add D front-end, libphobos library, and D2 testsuite.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/mbox/"},{"id":131851,"url":"https://patchwork.plctlab.org/api/1.2/patches/131851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/","msgid":"<20230807111029.2320238-27-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:29","name":"[26/45] MSP430: Add -fno-exceptions multilib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/mbox/"},{"id":131879,"url":"https://patchwork.plctlab.org/api/1.2/patches/131879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/","msgid":"<20230807111029.2320238-28-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:30","name":"[27/45] gcc: xtensa: add XCHAL_HAVE_{CLAMPS, DEPBITS, EXCLUSIVE, XEA3} to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/mbox/"},{"id":131857,"url":"https://patchwork.plctlab.org/api/1.2/patches/131857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/","msgid":"<20230807111029.2320238-29-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:31","name":"[28/45] gcc: xtensa: add data alignment properties to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/mbox/"},{"id":131883,"url":"https://patchwork.plctlab.org/api/1.2/patches/131883/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/","msgid":"<20230807111029.2320238-30-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:32","name":"[29/45] toplevel: reconcile few divergences with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/mbox/"},{"id":131844,"url":"https://patchwork.plctlab.org/api/1.2/patches/131844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/","msgid":"<20230807111029.2320238-31-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:33","name":"[30/45] Generic configury support for shared libs on VxWorks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/mbox/"},{"id":131861,"url":"https://patchwork.plctlab.org/api/1.2/patches/131861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/","msgid":"<20230807111029.2320238-32-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:34","name":"[31/45] Fix hppa64-hpux11 build to remove source paths from embedded path.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/mbox/"},{"id":131884,"url":"https://patchwork.plctlab.org/api/1.2/patches/131884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/","msgid":"<20230807111029.2320238-33-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:35","name":"[32/45] libtool.m4: Sort output of '\''find'\'' to enable deterministic builds.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/mbox/"},{"id":131846,"url":"https://patchwork.plctlab.org/api/1.2/patches/131846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/","msgid":"<20230807111029.2320238-34-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:36","name":"[33/45,ARM/FDPIC,v6,02/24,ARM] FDPIC: Handle arm*-*-uclinuxfdpiceabi in configure scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/mbox/"},{"id":131845,"url":"https://patchwork.plctlab.org/api/1.2/patches/131845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/","msgid":"<20230807111029.2320238-35-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:37","name":"[34/45] Do not use HAVE_DOS_BASED_FILE_SYSTEM for Cygwin.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/mbox/"},{"id":131864,"url":"https://patchwork.plctlab.org/api/1.2/patches/131864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/","msgid":"<20230807111029.2320238-36-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:38","name":"[35/45] Makefile.def: drop remnants of unused libelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/mbox/"},{"id":131891,"url":"https://patchwork.plctlab.org/api/1.2/patches/131891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/","msgid":"<20230807111029.2320238-37-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:39","name":"[36/45] d: Import dmd b8384668f, druntime e6caaab9, phobos 5ab9ad256 (v2.098.0-beta.1)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/mbox/"},{"id":131876,"url":"https://patchwork.plctlab.org/api/1.2/patches/131876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/","msgid":"<20230807111029.2320238-38-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:40","name":"[37/45] Collect both user and kernel events for autofdo tests and autoprofiledbootstrap","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/mbox/"},{"id":131887,"url":"https://patchwork.plctlab.org/api/1.2/patches/131887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/","msgid":"<20230807111029.2320238-39-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:41","name":"[38/45] Fix collection and processing of autoprofile data for target libs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/mbox/"},{"id":131881,"url":"https://patchwork.plctlab.org/api/1.2/patches/131881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/","msgid":"<20230807111029.2320238-40-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:42","name":"[39/45] Fix autoprofiledbootstrap build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/mbox/"},{"id":131867,"url":"https://patchwork.plctlab.org/api/1.2/patches/131867/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/","msgid":"<20230807111029.2320238-41-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:43","name":"[40/45] Disable warnings as errors for STAGEautofeedback.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/mbox/"},{"id":131848,"url":"https://patchwork.plctlab.org/api/1.2/patches/131848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/","msgid":"<20230807111029.2320238-42-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:44","name":"[41/45] Revert \"Fix PR 67102: Add libstdc++ dependancy to libffi\" [PR67102]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/mbox/"},{"id":131892,"url":"https://patchwork.plctlab.org/api/1.2/patches/131892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/","msgid":"<20230807111029.2320238-43-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:45","name":"[42/45] PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/mbox/"},{"id":131885,"url":"https://patchwork.plctlab.org/api/1.2/patches/131885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/","msgid":"<20230807111029.2320238-44-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:46","name":"[43/45] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/mbox/"},{"id":131871,"url":"https://patchwork.plctlab.org/api/1.2/patches/131871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/","msgid":"<20230807111029.2320238-45-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:47","name":"[44/45] Use substituted GDCFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/mbox/"},{"id":131894,"url":"https://patchwork.plctlab.org/api/1.2/patches/131894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/","msgid":"<20230807111029.2320238-46-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:48","name":"[45/45] toplevel: Substitute GDCFLAGS instead of using CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/mbox/"},{"id":132289,"url":"https://patchwork.plctlab.org/api/1.2/patches/132289/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/","msgid":"<20230807172603.33596-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-07T17:26:03","name":"ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/mbox/"},{"id":132464,"url":"https://patchwork.plctlab.org/api/1.2/patches/132464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/","msgid":"<77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T00:24:04","name":"[v3,1/1] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132471,"url":"https://patchwork.plctlab.org/api/1.2/patches/132471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/","msgid":"<20230808012403.1650515-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:23:59","name":"[1/2] ld: Fix relocatable.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/mbox/"},{"id":132472,"url":"https://patchwork.plctlab.org/api/1.2/patches/132472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/","msgid":"<20230808012403.1650515-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:24:00","name":"[2/2] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/mbox/"},{"id":132498,"url":"https://patchwork.plctlab.org/api/1.2/patches/132498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"<3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T03:17:45","name":"[RFC,1/2] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132499,"url":"https://patchwork.plctlab.org/api/1.2/patches/132499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T03:17:46","name":"[RFC,2/2] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132505,"url":"https://patchwork.plctlab.org/api/1.2/patches/132505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:16:42","name":"RISC-V: Prohibit combination of '\''E'\'' and '\''H'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132506,"url":"https://patchwork.plctlab.org/api/1.2/patches/132506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:36:27","name":"RISC-V: Update ratified '\''Ztso'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132519,"url":"https://patchwork.plctlab.org/api/1.2/patches/132519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:17","name":"[1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/mbox/"},{"id":132520,"url":"https://patchwork.plctlab.org/api/1.2/patches/132520/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:18","name":"[2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/mbox/"},{"id":132524,"url":"https://patchwork.plctlab.org/api/1.2/patches/132524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/","msgid":"<780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com>","list_archive_url":null,"date":"2023-08-08T13:09:21","name":"[GAS] aarch64: Enable Cortex-A520 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/mbox/"},{"id":132526,"url":"https://patchwork.plctlab.org/api/1.2/patches/132526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-08-08T14:18:39","name":"Add basic support for RISC-V 64-bit EFI objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/mbox/"},{"id":132966,"url":"https://patchwork.plctlab.org/api/1.2/patches/132966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:13","name":"PR30724, cygwin ld performance regression since 014a602b86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/mbox/"},{"id":132968,"url":"https://patchwork.plctlab.org/api/1.2/patches/132968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:56","name":"Add ld makefile dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/mbox/"},{"id":132969,"url":"https://patchwork.plctlab.org/api/1.2/patches/132969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:25:01","name":"Rename bfd_bread and bfd_bwrite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/mbox/"},{"id":133014,"url":"https://patchwork.plctlab.org/api/1.2/patches/133014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:38","name":"[v1,1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/mbox/"},{"id":133015,"url":"https://patchwork.plctlab.org/api/1.2/patches/133015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:39","name":"[v1,2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/mbox/"},{"id":133140,"url":"https://patchwork.plctlab.org/api/1.2/patches/133140/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/","msgid":"<20230809093028.562674-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T09:30:28","name":"readelf -d RELASZ excludes .rela.plt size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/mbox/"},{"id":133301,"url":"https://patchwork.plctlab.org/api/1.2/patches/133301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/","msgid":"<4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com>","list_archive_url":null,"date":"2023-08-09T15:25:02","name":"gas: purge md_elf_section_word()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/mbox/"},{"id":133380,"url":"https://patchwork.plctlab.org/api/1.2/patches/133380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/","msgid":"<20230809175337.1108580-1-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-09T17:53:38","name":"Re-map value of NT_RISCV_CSR to not collide with the value of NT_RISCV_VECTOR in Linux kernel header file '\''include/uapi/linux/elf.h'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/mbox/"},{"id":133439,"url":"https://patchwork.plctlab.org/api/1.2/patches/133439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/","msgid":"<20230809191612.12464-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-09T19:16:12","name":"bpf: use w regs in 32-bit non-fetch atomic pseudo-c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/mbox/"},{"id":133660,"url":"https://patchwork.plctlab.org/api/1.2/patches/133660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/","msgid":"<20230810022140.3030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-10T02:21:40","name":"Make sure DW_CFA_advance_loc4 is in the same frag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/mbox/"},{"id":133676,"url":"https://patchwork.plctlab.org/api/1.2/patches/133676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:33:46","name":"warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/mbox/"},{"id":133678,"url":"https://patchwork.plctlab.org/api/1.2/patches/133678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:36:41","name":"gdb: warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/mbox/"},{"id":133701,"url":"https://patchwork.plctlab.org/api/1.2/patches/133701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T06:13:24","name":"sim --enable-cgen-maint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/mbox/"},{"id":134150,"url":"https://patchwork.plctlab.org/api/1.2/patches/134150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184828.3014191-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:28","name":"[1/2] gprofng: fix typos in get_realpath() and check_executable()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134152,"url":"https://patchwork.plctlab.org/api/1.2/patches/134152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184849.3014338-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:48","name":"[2/2] gprofng: pass gprofng location to gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134237,"url":"https://patchwork.plctlab.org/api/1.2/patches/134237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-2-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:21","name":"[v2,1/2] Reset note name of NT_RISCV_CSR to \"GDB\" to be consistent with the intent described in commit db6092f3aec43ea4d10efc5ff74274f04cdc0ad6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/mbox/"},{"id":134236,"url":"https://patchwork.plctlab.org/api/1.2/patches/134236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-3-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:22","name":"[v2,2/2] Propagate NT_RISCV_VECTOR from Linux kernel headers to binutils. The value is identical to pre-existing NT_RISCV_CSR but the note names different (NT_RISCV_CSR is \"GDB\" and NT_RISCV_VECTOR is \"CORE\")","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/mbox/"},{"id":134285,"url":"https://patchwork.plctlab.org/api/1.2/patches/134285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:12","name":"[REVIEW,ONLY,1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134286,"url":"https://patchwork.plctlab.org/api/1.2/patches/134286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:13","name":"[REVIEW,ONLY,2/2] UNRATIFIED RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134307,"url":"https://patchwork.plctlab.org/api/1.2/patches/134307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-11T04:17:33","name":"[v4] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134354,"url":"https://patchwork.plctlab.org/api/1.2/patches/134354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/","msgid":"<3d540eef-9167-1559-9414-111e6c23498d@suse.com>","list_archive_url":null,"date":"2023-08-11T08:07:50","name":"gas: make S_IS_LOCAL() and S_IS_EXTERNAL() exclusive of one another","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/mbox/"},{"id":134356,"url":"https://patchwork.plctlab.org/api/1.2/patches/134356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/","msgid":"<20230811081040.20681-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-11T08:10:40","name":"LoongArch: Enable gas sort relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/mbox/"},{"id":134490,"url":"https://patchwork.plctlab.org/api/1.2/patches/134490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/","msgid":"<57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com>","list_archive_url":null,"date":"2023-08-11T13:16:21","name":"PPC: remove indirection from struct pd_reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/mbox/"},{"id":134491,"url":"https://patchwork.plctlab.org/api/1.2/patches/134491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/","msgid":"<5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com>","list_archive_url":null,"date":"2023-08-11T13:18:30","name":"RISC-V: remove indirection from register tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/mbox/"},{"id":134557,"url":"https://patchwork.plctlab.org/api/1.2/patches/134557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/","msgid":"<1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com>","list_archive_url":null,"date":"2023-08-11T15:10:56","name":"[Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/mbox/"},{"id":134791,"url":"https://patchwork.plctlab.org/api/1.2/patches/134791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/","msgid":"<59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T01:51:02","name":"RISC-V: Add \"OP_P\" to .insn named opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134863,"url":"https://patchwork.plctlab.org/api/1.2/patches/134863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-12T10:31:37","name":"PR30715, VAX: md_create_long_jump","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/mbox/"},{"id":134906,"url":"https://patchwork.plctlab.org/api/1.2/patches/134906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/","msgid":"<846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T16:28:45","name":"RISC-V: Make \"fli.h\" available to '\''Zvfh'\'' + '\''Zfa'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/mbox/"},{"id":135114,"url":"https://patchwork.plctlab.org/api/1.2/patches/135114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/","msgid":"<20230814033336.441534-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-14T03:33:29","name":"ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/mbox/"},{"id":135158,"url":"https://patchwork.plctlab.org/api/1.2/patches/135158/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/","msgid":"<20230814064535.3228154-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-14T06:45:35","name":"[v2] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/mbox/"},{"id":135190,"url":"https://patchwork.plctlab.org/api/1.2/patches/135190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-14T08:05:11","name":"Remove fall-back prune_warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/mbox/"},{"id":135358,"url":"https://patchwork.plctlab.org/api/1.2/patches/135358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T11:56:53","name":"x86: remove indirection from bx[] and di_si[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/mbox/"},{"id":135438,"url":"https://patchwork.plctlab.org/api/1.2/patches/135438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/","msgid":"<61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com>","list_archive_url":null,"date":"2023-08-14T13:48:21","name":"[1/2] gas/ELF: allow \"inheriting\" section attributes and type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/mbox/"},{"id":135439,"url":"https://patchwork.plctlab.org/api/1.2/patches/135439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:48:56","name":"[2/2] gas/ELF: widen use of $dump_opts in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/mbox/"},{"id":135442,"url":"https://patchwork.plctlab.org/api/1.2/patches/135442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:51:43","name":"bfd: correct relocation handling for objcopy COFF -> ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/mbox/"},{"id":135648,"url":"https://patchwork.plctlab.org/api/1.2/patches/135648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/","msgid":"<20230815104821.41855-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T10:48:21","name":"MIPS: recoginze mipsisa64 as 64bit CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/mbox/"},{"id":135649,"url":"https://patchwork.plctlab.org/api/1.2/patches/135649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/","msgid":"<20230815111351.140551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T11:13:51","name":"MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/mbox/"},{"id":135676,"url":"https://patchwork.plctlab.org/api/1.2/patches/135676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-15T15:58:17","name":"[v2,Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/mbox/"},{"id":135696,"url":"https://patchwork.plctlab.org/api/1.2/patches/135696/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/","msgid":"<20230815194941.540603-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-15T19:49:41","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135713,"url":"https://patchwork.plctlab.org/api/1.2/patches/135713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/","msgid":"<20230816025135.613166-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-16T02:51:35","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135719,"url":"https://patchwork.plctlab.org/api/1.2/patches/135719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/","msgid":"<20230816044259.2675531-2-amerey@redhat.com>","list_archive_url":null,"date":"2023-08-16T04:42:52","name":"[1/7] config/debuginfod.m4: Add check for libdebuginfod 0.188","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/mbox/"},{"id":135787,"url":"https://patchwork.plctlab.org/api/1.2/patches/135787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-16T15:55:29","name":"[1/1,v2] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/mbox/"},{"id":135843,"url":"https://patchwork.plctlab.org/api/1.2/patches/135843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/","msgid":"<20230817034046.438336-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:40:46","name":"MIPS: fix readelf -S bintest test for N64 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/mbox/"},{"id":135844,"url":"https://patchwork.plctlab.org/api/1.2/patches/135844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/","msgid":"<20230817035805.551641-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:58:05","name":"MIPS: Fix binutils-all tests for r6 default triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/mbox/"},{"id":135845,"url":"https://patchwork.plctlab.org/api/1.2/patches/135845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/","msgid":"<20230817042005.2985898-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:19:44","name":"ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/mbox/"},{"id":135846,"url":"https://patchwork.plctlab.org/api/1.2/patches/135846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/","msgid":"<20230817042241.2987128-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:21:51","name":"ld: testsuite: adjust property-{3, 4{, a}, 5} test cases for glibc baseline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/mbox/"},{"id":135860,"url":"https://patchwork.plctlab.org/api/1.2/patches/135860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/","msgid":"<20230817080600.13169-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:00","name":"[COMMITTED] bpf: gas: consolidate handling of immediate overflows","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/mbox/"},{"id":135862,"url":"https://patchwork.plctlab.org/api/1.2/patches/135862/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/","msgid":"<20230817080641.13240-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:41","name":"[COMMITTED] gas: tc-sparc.c: undo spurious change in 5be1b787276d2adbe85ae7febc709ca517b62f08","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/mbox/"},{"id":135880,"url":"https://patchwork.plctlab.org/api/1.2/patches/135880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-17T12:25:36","name":"generated bfd files, and kvx regen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/mbox/"},{"id":135929,"url":"https://patchwork.plctlab.org/api/1.2/patches/135929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/","msgid":"<20230817180508.120318-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:05:04","name":"RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/mbox/"},{"id":135930,"url":"https://patchwork.plctlab.org/api/1.2/patches/135930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:34","name":"[1/4] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/mbox/"},{"id":135931,"url":"https://patchwork.plctlab.org/api/1.2/patches/135931/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:35","name":"[2/4] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/mbox/"},{"id":135932,"url":"https://patchwork.plctlab.org/api/1.2/patches/135932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:36","name":"[3/4] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/mbox/"},{"id":135933,"url":"https://patchwork.plctlab.org/api/1.2/patches/135933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:37","name":"[4/4] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/mbox/"},{"id":135980,"url":"https://patchwork.plctlab.org/api/1.2/patches/135980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/","msgid":"<20230818040710.62018-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-08-18T04:07:10","name":"[Committed] RISC-V: Report \"c or zca\" for INSN_CLASS_C when error reporting.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/mbox/"},{"id":135994,"url":"https://patchwork.plctlab.org/api/1.2/patches/135994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/","msgid":"<20230818090220.965655-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-18T09:02:20","name":"LoongArch: gas: Fix make check-gas crash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/mbox/"},{"id":136001,"url":"https://patchwork.plctlab.org/api/1.2/patches/136001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/","msgid":"<20230818095053.2340246-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-08-18T09:50:53","name":"MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/mbox/"},{"id":136082,"url":"https://patchwork.plctlab.org/api/1.2/patches/136082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/","msgid":"<20230819074518.2253226-1-shorne@gmail.com>","list_archive_url":null,"date":"2023-08-19T07:45:18","name":"sim: or1k: Eliminate dangerous RWX load segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/mbox/"},{"id":136262,"url":"https://patchwork.plctlab.org/api/1.2/patches/136262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:35","name":"[v2,1/4] MIPS: Use 64-bit ABIs by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/mbox/"},{"id":136263,"url":"https://patchwork.plctlab.org/api/1.2/patches/136263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:36","name":"[v2,2/4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/mbox/"},{"id":136264,"url":"https://patchwork.plctlab.org/api/1.2/patches/136264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:37","name":"[v2,3/4] Gold/MIPS: Drop mips*le triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/mbox/"},{"id":136265,"url":"https://patchwork.plctlab.org/api/1.2/patches/136265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:38","name":"[v2,4/4] Gold/MIPS: Add MIPS64 support for --eanble-targets option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/mbox/"},{"id":136284,"url":"https://patchwork.plctlab.org/api/1.2/patches/136284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:56","name":"[v3,1/2] Gold/MIPS: Improve MIPS support in configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/mbox/"},{"id":136285,"url":"https://patchwork.plctlab.org/api/1.2/patches/136285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:57","name":"[v3,2/2] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/mbox/"},{"id":136342,"url":"https://patchwork.plctlab.org/api/1.2/patches/136342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:05","name":"[1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136341,"url":"https://patchwork.plctlab.org/api/1.2/patches/136341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:06","name":"[2/2] RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136368,"url":"https://patchwork.plctlab.org/api/1.2/patches/136368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-21T10:42:55","name":"bfd_close_all_done bug and bfd_last_cache","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/mbox/"},{"id":136413,"url":"https://patchwork.plctlab.org/api/1.2/patches/136413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/","msgid":"<20230821170018.5704-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-21T17:00:18","name":"bpf: correct neg and neg32 instruction encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/mbox/"},{"id":136429,"url":"https://patchwork.plctlab.org/api/1.2/patches/136429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:03:13","name":"kvx-linux config","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/mbox/"},{"id":136430,"url":"https://patchwork.plctlab.org/api/1.2/patches/136430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:05:31","name":"kvx_dis_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/mbox/"},{"id":136443,"url":"https://patchwork.plctlab.org/api/1.2/patches/136443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T02:23:20","name":"objdump: file name table entry count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/mbox/"},{"id":136562,"url":"https://patchwork.plctlab.org/api/1.2/patches/136562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/","msgid":"<20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2023-08-22T16:01:42","name":"kvx: fix 32-bit build and validation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":136611,"url":"https://patchwork.plctlab.org/api/1.2/patches/136611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/","msgid":"<87wmxmu118.fsf@tromey.com>","list_archive_url":null,"date":"2023-08-22T23:09:55","name":"[gmane.comp.gdb.patches] Simplify definition of GUILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/mbox/"},{"id":136616,"url":"https://patchwork.plctlab.org/api/1.2/patches/136616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:37:20","name":"bfd_get_symbol_leading_char vs. \"\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/mbox/"},{"id":136617,"url":"https://patchwork.plctlab.org/api/1.2/patches/136617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:40:12","name":"bfd kvx formatting fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/mbox/"},{"id":136618,"url":"https://patchwork.plctlab.org/api/1.2/patches/136618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:42:03","name":"kvx bfd signed calculations and _bfd_kvx_elf_resolve_relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/mbox/"},{"id":136619,"url":"https://patchwork.plctlab.org/api/1.2/patches/136619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:43:08","name":"kvx: asan: out-of-bounds read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/mbox/"},{"id":136620,"url":"https://patchwork.plctlab.org/api/1.2/patches/136620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:44:37","name":"kvx: ubsan: integer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/mbox/"},{"id":136621,"url":"https://patchwork.plctlab.org/api/1.2/patches/136621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:46:04","name":"kvx: O_pseudo_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/mbox/"},{"id":136629,"url":"https://patchwork.plctlab.org/api/1.2/patches/136629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/","msgid":"<20230823033433.4008137-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-23T03:34:33","name":"[RFC,v3] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/mbox/"},{"id":136684,"url":"https://patchwork.plctlab.org/api/1.2/patches/136684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:20","name":"[1/4] kvx: remove kvx_elf64_linux_vec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/mbox/"},{"id":136685,"url":"https://patchwork.plctlab.org/api/1.2/patches/136685/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:21","name":"[2/4] kvx: fix handling of STB_GNU_UNIQUE symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/mbox/"},{"id":136681,"url":"https://patchwork.plctlab.org/api/1.2/patches/136681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:22","name":"[3/4] kvx: use {u,}int32_t and {u,}int64_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/mbox/"},{"id":136682,"url":"https://patchwork.plctlab.org/api/1.2/patches/136682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:23","name":"[4/4] kvx: bfd/config.bfd & ld/configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/mbox/"},{"id":136693,"url":"https://patchwork.plctlab.org/api/1.2/patches/136693/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/","msgid":"<20230823154733.276739-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-23T15:47:33","name":"x86: Fix DT_JMPREL/DT_PLTRELSZ when relocs share a section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/mbox/"},{"id":136758,"url":"https://patchwork.plctlab.org/api/1.2/patches/136758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:22:56","name":"nds32, sh, kvx: DT_JMPREL/DT_PLTRELSZ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/mbox/"},{"id":136759,"url":"https://patchwork.plctlab.org/api/1.2/patches/136759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:23:37","name":"kvx: workaround gcc-4.5 bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/mbox/"},{"id":136810,"url":"https://patchwork.plctlab.org/api/1.2/patches/136810/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230824113249.1197514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-24T11:32:49","name":"libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136889,"url":"https://patchwork.plctlab.org/api/1.2/patches/136889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T02:03:35","name":"PR30794, PowerPC gold: internal error in add_output_section_to_load","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/mbox/"},{"id":136893,"url":"https://patchwork.plctlab.org/api/1.2/patches/136893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T03:23:29","name":"Should we require GNU make in binutils?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/mbox/"},{"id":136904,"url":"https://patchwork.plctlab.org/api/1.2/patches/136904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T06:33:32","name":"som: buffer overflow writing strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/mbox/"},{"id":136915,"url":"https://patchwork.plctlab.org/api/1.2/patches/136915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/","msgid":"<7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com>","list_archive_url":null,"date":"2023-08-25T12:44:47","name":"[1/5] x86: correct source used for two non-AVX512 VEXWIG tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/mbox/"},{"id":136917,"url":"https://patchwork.plctlab.org/api/1.2/patches/136917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/","msgid":"<4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com>","list_archive_url":null,"date":"2023-08-25T12:45:28","name":"[2/5] x86: rename CpuPCLMUL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/mbox/"},{"id":136919,"url":"https://patchwork.plctlab.org/api/1.2/patches/136919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-25T12:46:44","name":"[3/5] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/mbox/"},{"id":136918,"url":"https://patchwork.plctlab.org/api/1.2/patches/136918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/","msgid":"<999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:04","name":"[4/5] x86: unindent most of set_cpu_arch()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/mbox/"},{"id":136920,"url":"https://patchwork.plctlab.org/api/1.2/patches/136920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/","msgid":"<990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:45","name":"[5/5] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/mbox/"},{"id":136921,"url":"https://patchwork.plctlab.org/api/1.2/patches/136921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/","msgid":"<8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com>","list_archive_url":null,"date":"2023-08-25T12:49:39","name":"x86: drop Size64 from VMOVQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/mbox/"},{"id":136922,"url":"https://patchwork.plctlab.org/api/1.2/patches/136922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/","msgid":"<20230825150703.3414527-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-25T15:07:03","name":"gprofng: Set LD_LIBRARY_PATH, GPROFNG_SYSCONFDIR for all tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":136929,"url":"https://patchwork.plctlab.org/api/1.2/patches/136929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/","msgid":"<20230825165333.34510-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-25T16:53:34","name":"[v2] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136949,"url":"https://patchwork.plctlab.org/api/1.2/patches/136949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T23:50:16","name":"ld .deps/*.Pc files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/mbox/"},{"id":136950,"url":"https://patchwork.plctlab.org/api/1.2/patches/136950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:26:30","name":"ld STRINGIFY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/mbox/"},{"id":136951,"url":"https://patchwork.plctlab.org/api/1.2/patches/136951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:52:00","name":"opcodes i386 and ia64 gen file warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/mbox/"},{"id":136967,"url":"https://patchwork.plctlab.org/api/1.2/patches/136967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:42:34","name":"sanity check n_numaux","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/mbox/"},{"id":136968,"url":"https://patchwork.plctlab.org/api/1.2/patches/136968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:43:42","name":"Confusion in coff_object_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/mbox/"},{"id":136969,"url":"https://patchwork.plctlab.org/api/1.2/patches/136969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:48:58","name":"comdat_hash memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/mbox/"},{"id":136983,"url":"https://patchwork.plctlab.org/api/1.2/patches/136983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T12:02:57","name":"PE dos_message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/mbox/"},{"id":136997,"url":"https://patchwork.plctlab.org/api/1.2/patches/136997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:35","name":"[committed,1/6] Gold: Add targ_extra_little_endian to configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/mbox/"},{"id":137000,"url":"https://patchwork.plctlab.org/api/1.2/patches/137000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:36","name":"[committed,2/6] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/mbox/"},{"id":137001,"url":"https://patchwork.plctlab.org/api/1.2/patches/137001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:37","name":"[committed,3/6] Gold/MIPS: Drop mips*le/mips*el* triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/mbox/"},{"id":137002,"url":"https://patchwork.plctlab.org/api/1.2/patches/137002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:38","name":"[committed,4/6] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/mbox/"},{"id":136998,"url":"https://patchwork.plctlab.org/api/1.2/patches/136998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:39","name":"[committed,5/6] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/mbox/"},{"id":136999,"url":"https://patchwork.plctlab.org/api/1.2/patches/136999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:40","name":"[committed,6/6] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/mbox/"},{"id":137004,"url":"https://patchwork.plctlab.org/api/1.2/patches/137004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/","msgid":"<20230828043243.2243555-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T04:32:43","name":"GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/mbox/"},{"id":137036,"url":"https://patchwork.plctlab.org/api/1.2/patches/137036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-28T13:43:06","name":"COFF swap_aux_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/mbox/"},{"id":137104,"url":"https://patchwork.plctlab.org/api/1.2/patches/137104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/","msgid":"<20230829054210.80928-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-08-29T05:42:11","name":"download_prerequisites: New script port from GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137112,"url":"https://patchwork.plctlab.org/api/1.2/patches/137112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/","msgid":"<87zg2a41vu.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T09:46:29","name":"RFC: Supporting SOURCE_DATE_EPOCH in ar","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/mbox/"},{"id":137119,"url":"https://patchwork.plctlab.org/api/1.2/patches/137119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/","msgid":"<87wmxd50xj.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T15:21:44","name":"RFC: Top level configure: Require a minimum version 6.8 texinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/mbox/"},{"id":137130,"url":"https://patchwork.plctlab.org/api/1.2/patches/137130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/","msgid":"<0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-30T01:38:34","name":"[1/1] RISC-V: Make XVentanaCondOps RV64 only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137131,"url":"https://patchwork.plctlab.org/api/1.2/patches/137131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:54:34","name":"binutils/dwarf.c abbrev list leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/mbox/"},{"id":137135,"url":"https://patchwork.plctlab.org/api/1.2/patches/137135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:55:01","name":"objdump: Free sorted_syms on error path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/mbox/"},{"id":137174,"url":"https://patchwork.plctlab.org/api/1.2/patches/137174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/","msgid":"<20230830155508.549330-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T15:55:08","name":"elf: Check DT_SYMTAB only on non-IR object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/mbox/"},{"id":137176,"url":"https://patchwork.plctlab.org/api/1.2/patches/137176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/","msgid":"<20230830162836.2257576-2-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:32","name":"[RFC,1/2] Revert \"Simplify @node use in BFD documentation\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/mbox/"},{"id":137175,"url":"https://patchwork.plctlab.org/api/1.2/patches/137175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/","msgid":"<20230830162836.2257576-3-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:33","name":"[RFC,2/2] Remove libbfd.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/mbox/"},{"id":137177,"url":"https://patchwork.plctlab.org/api/1.2/patches/137177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/","msgid":"<20230830173149.757103-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T17:31:49","name":"elf: Don'\''t merge sections with different SHF_LINK_ORDER","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/mbox/"},{"id":137219,"url":"https://patchwork.plctlab.org/api/1.2/patches/137219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:34:52","name":"DEFAULT_BUFFERSIZE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/mbox/"},{"id":137220,"url":"https://patchwork.plctlab.org/api/1.2/patches/137220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:35:37","name":"libbfd.texi zero size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/mbox/"},{"id":137222,"url":"https://patchwork.plctlab.org/api/1.2/patches/137222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T03:21:54","name":"[v2,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137223,"url":"https://patchwork.plctlab.org/api/1.2/patches/137223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:55","name":"[v2,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137224,"url":"https://patchwork.plctlab.org/api/1.2/patches/137224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:56","name":"[v2,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137227,"url":"https://patchwork.plctlab.org/api/1.2/patches/137227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/","msgid":"<20230831051920.788490-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-08-31T05:19:20","name":"[committed] arc: Update elfarcv2 script template","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/mbox/"},{"id":137284,"url":"https://patchwork.plctlab.org/api/1.2/patches/137284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:07:14","name":"gas OBJ_PROCESS_STAB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/mbox/"},{"id":137285,"url":"https://patchwork.plctlab.org/api/1.2/patches/137285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:12:36","name":"gas init_stab_section and get_stab_string_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/mbox/"},{"id":137286,"url":"https://patchwork.plctlab.org/api/1.2/patches/137286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:13:07","name":"vms-alpha: Free memory on failure path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/mbox/"},{"id":29,"url":"https://patchwork.plctlab.org/api/1.2/bundles/29/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":137312,"url":"https://patchwork.plctlab.org/api/1.2/patches/137312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T15:44:45","name":"elf: Adjust PR ld/30791 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/mbox/"},{"id":137316,"url":"https://patchwork.plctlab.org/api/1.2/patches/137316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/","msgid":"<20230831160909.22898-1-nicolas.boulenguez@free.fr>","list_archive_url":null,"date":"2023-08-31T16:09:09","name":"[2/2] Apply CPPFLAGS_FOR_BUILD to bfd/chew, syslex_wrap and sysinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/mbox/"},{"id":137321,"url":"https://patchwork.plctlab.org/api/1.2/patches/137321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:31","name":"[v2,1/5] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/mbox/"},{"id":137322,"url":"https://patchwork.plctlab.org/api/1.2/patches/137322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:32","name":"[v2,2/5] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/mbox/"},{"id":137323,"url":"https://patchwork.plctlab.org/api/1.2/patches/137323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:33","name":"[v2,3/5] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/mbox/"},{"id":137324,"url":"https://patchwork.plctlab.org/api/1.2/patches/137324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:34","name":"[v2,4/5] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/mbox/"},{"id":137326,"url":"https://patchwork.plctlab.org/api/1.2/patches/137326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:35","name":"[v2,5/5] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/mbox/"},{"id":137363,"url":"https://patchwork.plctlab.org/api/1.2/patches/137363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:00","name":"[1/2] Use 32/64_PCREL to replace a pair of ADD32/64 and SUB32/64.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/mbox/"},{"id":137364,"url":"https://patchwork.plctlab.org/api/1.2/patches/137364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:01","name":"[2/2] Add testcase for generation of 32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/mbox/"},{"id":137367,"url":"https://patchwork.plctlab.org/api/1.2/patches/137367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-1-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:25","name":"[1/2] Fix variable naming: ELF_CLFAGS -> ELF_CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/mbox/"},{"id":137368,"url":"https://patchwork.plctlab.org/api/1.2/patches/137368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:26","name":"[2/2] regen ld/Makefile.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137390,"url":"https://patchwork.plctlab.org/api/1.2/patches/137390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-01T12:30:09","name":"x86: restrict prefix use with .insn VEX/XOP/EVEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/mbox/"},{"id":137391,"url":"https://patchwork.plctlab.org/api/1.2/patches/137391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/","msgid":"<34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com>","list_archive_url":null,"date":"2023-09-01T12:34:17","name":"RISC-V: fold duplicate code in vector_macro()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/mbox/"},{"id":137398,"url":"https://patchwork.plctlab.org/api/1.2/patches/137398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/","msgid":"<20230901135958.186407-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-09-01T13:59:58","name":"arm: Make '\''conflicting CPU architectures'\'' error message more user-friendly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/mbox/"},{"id":137412,"url":"https://patchwork.plctlab.org/api/1.2/patches/137412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/","msgid":"<20230901200419.3277274-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-01T20:04:19","name":"Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137419,"url":"https://patchwork.plctlab.org/api/1.2/patches/137419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:05","name":"[v2,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/mbox/"},{"id":137418,"url":"https://patchwork.plctlab.org/api/1.2/patches/137418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:06","name":"[v2,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/mbox/"},{"id":137427,"url":"https://patchwork.plctlab.org/api/1.2/patches/137427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/","msgid":"<1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-03T02:42:01","name":"[1/1] RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137428,"url":"https://patchwork.plctlab.org/api/1.2/patches/137428/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-03T03:13:24","name":"[REVIEW,ONLY,1/1] RISC-V: Add stub support for the '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137441,"url":"https://patchwork.plctlab.org/api/1.2/patches/137441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/","msgid":"<20230904061257.17425-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-09-04T06:12:57","name":"RISC-V: Use the right PLT address when making a new entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/mbox/"},{"id":137472,"url":"https://patchwork.plctlab.org/api/1.2/patches/137472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:27","name":"[v3,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/mbox/"},{"id":137473,"url":"https://patchwork.plctlab.org/api/1.2/patches/137473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:28","name":"[v3,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/mbox/"},{"id":137474,"url":"https://patchwork.plctlab.org/api/1.2/patches/137474/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/","msgid":"<2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T04:02:03","name":"[COMMITTED] RISC-V: Fix typo in the testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137483,"url":"https://patchwork.plctlab.org/api/1.2/patches/137483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:51:11","name":"[v2,1/3] x86: make AES/PCMULQDQ respectively prereqs of VAES/VPCMULQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/mbox/"},{"id":137484,"url":"https://patchwork.plctlab.org/api/1.2/patches/137484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:52:06","name":"[v2,2/3] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/mbox/"},{"id":137485,"url":"https://patchwork.plctlab.org/api/1.2/patches/137485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:53:14","name":"[v2,3/3] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/mbox/"},{"id":137493,"url":"https://patchwork.plctlab.org/api/1.2/patches/137493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:35","name":"[v3,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137491,"url":"https://patchwork.plctlab.org/api/1.2/patches/137491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T09:08:36","name":"[v3,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137492,"url":"https://patchwork.plctlab.org/api/1.2/patches/137492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:37","name":"[v3,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137526,"url":"https://patchwork.plctlab.org/api/1.2/patches/137526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:52:59","name":"[1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/mbox/"},{"id":137527,"url":"https://patchwork.plctlab.org/api/1.2/patches/137527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:53:00","name":"[2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/mbox/"},{"id":137546,"url":"https://patchwork.plctlab.org/api/1.2/patches/137546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T19:35:46","name":"[users/roland/gold-charnn] gold: Use char16_t, char32_t instead of uint16_t, uint32_t as character types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/mbox/"},{"id":137550,"url":"https://patchwork.plctlab.org/api/1.2/patches/137550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/","msgid":"<20230906021658.21F102043E@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-09-06T02:16:58","name":"[committed] src-release.sh (SIM_SUPPORT_DIRS): Add libsframe, libctf/swap.h and gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/mbox/"},{"id":137597,"url":"https://patchwork.plctlab.org/api/1.2/patches/137597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/","msgid":"<20230906200134.1033297-2-pjones@redhat.com>","list_archive_url":null,"date":"2023-09-06T20:01:34","name":"Handle \"efi-app-riscv64\" and similar targets in objcopy.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/mbox/"},{"id":137601,"url":"https://patchwork.plctlab.org/api/1.2/patches/137601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-06T23:26:16","name":"PR30828, notes obstack memory corruption","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/mbox/"},{"id":137609,"url":"https://patchwork.plctlab.org/api/1.2/patches/137609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/","msgid":"<20230907035242.19190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-07T03:52:42","name":"[Committed] RISC-V: Clarify the naming rules of vendor operands.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/mbox/"},{"id":137687,"url":"https://patchwork.plctlab.org/api/1.2/patches/137687/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/","msgid":"<20230907215413.723039-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-07T21:54:13","name":"Set insn_type for branch instructions on aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137727,"url":"https://patchwork.plctlab.org/api/1.2/patches/137727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:15:20","name":"[1/3] AArch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137729,"url":"https://patchwork.plctlab.org/api/1.2/patches/137729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:20:15","name":"[2/3] aarch64: macroize archictectural feature union in SYSREG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137730,"url":"https://patchwork.plctlab.org/api/1.2/patches/137730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:22:34","name":"[3/3] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137732,"url":"https://patchwork.plctlab.org/api/1.2/patches/137732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/","msgid":"<4894a865-0398-60ba-9447-53cf58d67b4b@suse.com>","list_archive_url":null,"date":"2023-09-08T12:44:13","name":"x86: Vxy naming correction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/mbox/"},{"id":137736,"url":"https://patchwork.plctlab.org/api/1.2/patches/137736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:53:43","name":"[1/4] x86: re-order update_code_flag()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/mbox/"},{"id":137737,"url":"https://patchwork.plctlab.org/api/1.2/patches/137737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/","msgid":"<806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:02","name":"[2/4] x86: make code size vs CPU arch checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/mbox/"},{"id":137739,"url":"https://patchwork.plctlab.org/api/1.2/patches/137739/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/","msgid":"<3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:24","name":"[3/4] x86: don'\''t play with cpu_arch_flags.cpu{,no}64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/mbox/"},{"id":137738,"url":"https://patchwork.plctlab.org/api/1.2/patches/137738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:55:14","name":"[4/4] x86: fold CpuLM and Cpu64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/mbox/"},{"id":137759,"url":"https://patchwork.plctlab.org/api/1.2/patches/137759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T16:21:49","name":"[pushed] aarch64: Remove unused function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/mbox/"},{"id":137946,"url":"https://patchwork.plctlab.org/api/1.2/patches/137946/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/","msgid":"<713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-12T01:39:08","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add CLIC extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137947,"url":"https://patchwork.plctlab.org/api/1.2/patches/137947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-12T01:40:17","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/mbox/"},{"id":138212,"url":"https://patchwork.plctlab.org/api/1.2/patches/138212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:19","name":"[v2,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/mbox/"},{"id":138213,"url":"https://patchwork.plctlab.org/api/1.2/patches/138213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:20","name":"[v2,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/mbox/"},{"id":138728,"url":"https://patchwork.plctlab.org/api/1.2/patches/138728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/","msgid":"<20230913095727.1420654-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-13T09:57:29","name":"[v3] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":139350,"url":"https://patchwork.plctlab.org/api/1.2/patches/139350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/","msgid":"<20230914064235.275964-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-14T06:42:27","name":"ld: write full path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/mbox/"},{"id":140123,"url":"https://patchwork.plctlab.org/api/1.2/patches/140123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/","msgid":"<20230915035214.29178-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-15T03:52:14","name":"Avoid unused space in .rela.dyn if sec was discarded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/mbox/"},{"id":140242,"url":"https://patchwork.plctlab.org/api/1.2/patches/140242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:47:42","name":"[1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/mbox/"},{"id":140243,"url":"https://patchwork.plctlab.org/api/1.2/patches/140243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/","msgid":"<7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:06","name":"[2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/mbox/"},{"id":140244,"url":"https://patchwork.plctlab.org/api/1.2/patches/140244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/","msgid":"<737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:42","name":"[RFC,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/mbox/"},{"id":140245,"url":"https://patchwork.plctlab.org/api/1.2/patches/140245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:49:09","name":"[RFC,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/mbox/"},{"id":140261,"url":"https://patchwork.plctlab.org/api/1.2/patches/140261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:59:15","name":"[1/3] x86: correct cpu_arch_isa_flags maintenance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/mbox/"},{"id":140262,"url":"https://patchwork.plctlab.org/api/1.2/patches/140262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/","msgid":"<635f1462-9704-efca-c034-f4bc39e706f2@suse.com>","list_archive_url":null,"date":"2023-09-15T08:59:39","name":"[2/3] x86: drop cpu_arch_tune_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/mbox/"},{"id":140264,"url":"https://patchwork.plctlab.org/api/1.2/patches/140264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/","msgid":"<578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com>","list_archive_url":null,"date":"2023-09-15T09:00:01","name":"[3/3] x86: prefer VEX encodings over EVEX ones when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/mbox/"},{"id":140322,"url":"https://patchwork.plctlab.org/api/1.2/patches/140322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/","msgid":"<20230915100349.1227137-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-15T10:03:49","name":"[committed] arc: Fix alignment of the TLS Translation Control Block","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/mbox/"},{"id":140367,"url":"https://patchwork.plctlab.org/api/1.2/patches/140367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/","msgid":"<20230915111343.41093-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-15T11:13:43","name":"RISC-V: Support Tag_RISCV_x3_reg_usage.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/mbox/"},{"id":141025,"url":"https://patchwork.plctlab.org/api/1.2/patches/141025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/","msgid":"<20230916103619.819791-2-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:16","name":"[v2,1/2] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/mbox/"},{"id":141026,"url":"https://patchwork.plctlab.org/api/1.2/patches/141026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/","msgid":"<20230916103619.819791-3-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:17","name":"[v2,2/2] ld: write full paths to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/mbox/"},{"id":141332,"url":"https://patchwork.plctlab.org/api/1.2/patches/141332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/","msgid":"<20230918100021.787453-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-18T10:00:21","name":"[v3] Add support for \"pcaddi rd, symbol\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/mbox/"},{"id":141352,"url":"https://patchwork.plctlab.org/api/1.2/patches/141352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/","msgid":"<20230918105332.2682211-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-09-18T10:53:32","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/mbox/"},{"id":141532,"url":"https://patchwork.plctlab.org/api/1.2/patches/141532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/","msgid":"<20230918194226.1200853-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-18T19:42:23","name":"[v3] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/mbox/"},{"id":141711,"url":"https://patchwork.plctlab.org/api/1.2/patches/141711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/","msgid":"<20230919070121.1489019-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-19T07:01:21","name":"RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/mbox/"},{"id":141728,"url":"https://patchwork.plctlab.org/api/1.2/patches/141728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/","msgid":"<20230919081250.2496254-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:44","name":"[1/7] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/mbox/"},{"id":141725,"url":"https://patchwork.plctlab.org/api/1.2/patches/141725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/","msgid":"<20230919081250.2496254-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:45","name":"[2/7] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/mbox/"},{"id":141733,"url":"https://patchwork.plctlab.org/api/1.2/patches/141733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/","msgid":"<20230919081250.2496254-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:46","name":"[3/7] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/mbox/"},{"id":141726,"url":"https://patchwork.plctlab.org/api/1.2/patches/141726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/","msgid":"<20230919081250.2496254-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:47","name":"[4/7] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/mbox/"},{"id":141732,"url":"https://patchwork.plctlab.org/api/1.2/patches/141732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/","msgid":"<20230919081250.2496254-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:48","name":"[5/7] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/mbox/"},{"id":141729,"url":"https://patchwork.plctlab.org/api/1.2/patches/141729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/","msgid":"<20230919081250.2496254-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:49","name":"[6/7] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/mbox/"},{"id":141730,"url":"https://patchwork.plctlab.org/api/1.2/patches/141730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/","msgid":"<20230919081250.2496254-8-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:50","name":"[7/7] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/mbox/"},{"id":141877,"url":"https://patchwork.plctlab.org/api/1.2/patches/141877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/","msgid":"<20230919125633.491660-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:29","name":"[3/7] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/mbox/"},{"id":141879,"url":"https://patchwork.plctlab.org/api/1.2/patches/141879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/","msgid":"<20230919125633.491660-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:30","name":"[4/7] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/mbox/"},{"id":141881,"url":"https://patchwork.plctlab.org/api/1.2/patches/141881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/","msgid":"<20230919125633.491660-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:33","name":"[7/7] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/mbox/"},{"id":141965,"url":"https://patchwork.plctlab.org/api/1.2/patches/141965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/","msgid":"<20230919152527.497773-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:20","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/mbox/"},{"id":141962,"url":"https://patchwork.plctlab.org/api/1.2/patches/141962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/","msgid":"<20230919152527.497773-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:21","name":"[2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/mbox/"},{"id":141964,"url":"https://patchwork.plctlab.org/api/1.2/patches/141964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/","msgid":"<20230919152527.497773-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:22","name":"[3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/mbox/"},{"id":141968,"url":"https://patchwork.plctlab.org/api/1.2/patches/141968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/","msgid":"<20230919152527.497773-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:23","name":"[4/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/mbox/"},{"id":141963,"url":"https://patchwork.plctlab.org/api/1.2/patches/141963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/","msgid":"<20230919152527.497773-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:24","name":"[5/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/mbox/"},{"id":141966,"url":"https://patchwork.plctlab.org/api/1.2/patches/141966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/","msgid":"<20230919152527.497773-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:25","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/mbox/"},{"id":141969,"url":"https://patchwork.plctlab.org/api/1.2/patches/141969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/","msgid":"<20230919152527.497773-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:26","name":"[7/8] Support APX NF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/mbox/"},{"id":141967,"url":"https://patchwork.plctlab.org/api/1.2/patches/141967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/","msgid":"<20230919152527.497773-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:27","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/mbox/"},{"id":141977,"url":"https://patchwork.plctlab.org/api/1.2/patches/141977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:44:26","name":"[v2,1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/mbox/"},{"id":141978,"url":"https://patchwork.plctlab.org/api/1.2/patches/141978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:45:02","name":"[v2,2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/mbox/"},{"id":141979,"url":"https://patchwork.plctlab.org/api/1.2/patches/141979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/","msgid":"<82732557-00aa-9532-b27b-3669c93ba706@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:31","name":"[v2,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/mbox/"},{"id":141982,"url":"https://patchwork.plctlab.org/api/1.2/patches/141982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/","msgid":"<4dacf33d-8770-775c-cfee-8741d159e08d@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:59","name":"[v2,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/mbox/"},{"id":142109,"url":"https://patchwork.plctlab.org/api/1.2/patches/142109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:15","name":"readelf.c '\''ext'\'' may be used uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/mbox/"},{"id":142110,"url":"https://patchwork.plctlab.org/api/1.2/patches/142110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:44","name":"elf-attrs.c memory allocation fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/mbox/"},{"id":142284,"url":"https://patchwork.plctlab.org/api/1.2/patches/142284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/","msgid":"<20230920083124.2072273-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-20T08:31:26","name":"[v2] RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/mbox/"},{"id":142635,"url":"https://patchwork.plctlab.org/api/1.2/patches/142635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:53","name":"[RFC,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/mbox/"},{"id":142636,"url":"https://patchwork.plctlab.org/api/1.2/patches/142636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:54","name":"[RFC,2/9] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/mbox/"},{"id":142639,"url":"https://patchwork.plctlab.org/api/1.2/patches/142639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:55","name":"[RFC,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/mbox/"},{"id":142637,"url":"https://patchwork.plctlab.org/api/1.2/patches/142637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:56","name":"[RFC,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/mbox/"},{"id":142640,"url":"https://patchwork.plctlab.org/api/1.2/patches/142640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:57","name":"[RFC,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/mbox/"},{"id":142643,"url":"https://patchwork.plctlab.org/api/1.2/patches/142643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:58","name":"[RFC,6/9] gas: dw2gencfi: ignore all .cfi_* directives with --scfi=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/mbox/"},{"id":142638,"url":"https://patchwork.plctlab.org/api/1.2/patches/142638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:59","name":"[RFC,7/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/mbox/"},{"id":142641,"url":"https://patchwork.plctlab.org/api/1.2/patches/142641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:00","name":"[RFC,8/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/mbox/"},{"id":142642,"url":"https://patchwork.plctlab.org/api/1.2/patches/142642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:01","name":"[RFC,9/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/mbox/"},{"id":142708,"url":"https://patchwork.plctlab.org/api/1.2/patches/142708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/","msgid":"<20230921031348.291150-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-21T03:13:48","name":"gprofng: 30834 improve disassembly output for call and branch instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":142793,"url":"https://patchwork.plctlab.org/api/1.2/patches/142793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/","msgid":"<20230921101141.2518818-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:36","name":"[1/6] Support {evex} pseudo prefix for decode evex promoted insns without egpr32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/mbox/"},{"id":142790,"url":"https://patchwork.plctlab.org/api/1.2/patches/142790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/","msgid":"<20230921101141.2518818-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:37","name":"[2/6] Disable pseudo prefix {rex2} for illegal instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/mbox/"},{"id":142791,"url":"https://patchwork.plctlab.org/api/1.2/patches/142791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/","msgid":"<20230921101141.2518818-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:38","name":"[3/6] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/mbox/"},{"id":142792,"url":"https://patchwork.plctlab.org/api/1.2/patches/142792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/","msgid":"<20230921101141.2518818-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:39","name":"[4/6] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/mbox/"},{"id":142789,"url":"https://patchwork.plctlab.org/api/1.2/patches/142789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/","msgid":"<20230921101141.2518818-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:40","name":"[5/6] For","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/mbox/"},{"id":142788,"url":"https://patchwork.plctlab.org/api/1.2/patches/142788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/","msgid":"<20230921101141.2518818-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:41","name":"[6/6] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/mbox/"},{"id":142803,"url":"https://patchwork.plctlab.org/api/1.2/patches/142803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/","msgid":"","list_archive_url":null,"date":"2023-09-21T14:31:16","name":"Add support to readelf for the PT_OPENBSD_NOBTCFI segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/mbox/"},{"id":143238,"url":"https://patchwork.plctlab.org/api/1.2/patches/143238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-22T07:52:02","name":"[1/2] x86-64: fix suffix-less PUSH of symbol address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/mbox/"},{"id":143239,"url":"https://patchwork.plctlab.org/api/1.2/patches/143239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/","msgid":"<25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com>","list_archive_url":null,"date":"2023-09-22T07:52:28","name":"[2/2] x86-64: REX.W overrides DATA_PREFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/mbox/"},{"id":144048,"url":"https://patchwork.plctlab.org/api/1.2/patches/144048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/","msgid":"<20230924065328.309229-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-24T06:53:28","name":"LoongArch/GAS: Add support for branch relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/mbox/"},{"id":144240,"url":"https://patchwork.plctlab.org/api/1.2/patches/144240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/","msgid":"<20230925073356.298215-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T07:33:56","name":"[committed] arc: Update binutils arc predicate for tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/mbox/"},{"id":144268,"url":"https://patchwork.plctlab.org/api/1.2/patches/144268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-09-25T08:19:57","name":"RISC-V: Protect .got with relro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/mbox/"},{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144301,"url":"https://patchwork.plctlab.org/api/1.2/patches/144301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/","msgid":"<20230925083547.432083-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:44","name":"[committed,07/10] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"},{"id":144316,"url":"https://patchwork.plctlab.org/api/1.2/patches/144316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925092244.3449756-1-neal.frager@amd.com/","msgid":"<20230925092244.3449756-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T09:22:44","name":"[v1,1/1] opcodes: microblaze: Add wdc.ext.clear and wdc.ext.flush insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925092244.3449756-1-neal.frager@amd.com/mbox/"},{"id":144356,"url":"https://patchwork.plctlab.org/api/1.2/patches/144356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925101248.3482870-1-neal.frager@amd.com/","msgid":"<20230925101248.3482870-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T10:12:48","name":"[v1,1/1] gas: microblaze: Add mlittle-endian and mbig-endian flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925101248.3482870-1-neal.frager@amd.com/mbox/"},{"id":144403,"url":"https://patchwork.plctlab.org/api/1.2/patches/144403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925122243.485499-1-claziss@gmail.com/","msgid":"<20230925122243.485499-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T12:22:43","name":"[committed] arc: Update bfd arc pattern file to allow enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925122243.485499-1-claziss@gmail.com/mbox/"},{"id":144407,"url":"https://patchwork.plctlab.org/api/1.2/patches/144407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com/","msgid":"<73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com>","list_archive_url":null,"date":"2023-09-25T12:37:42","name":"x86: tighten .insn SAE and broadcast checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com/mbox/"},{"id":144449,"url":"https://patchwork.plctlab.org/api/1.2/patches/144449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925144132.3655699-1-neal.frager@amd.com/","msgid":"<20230925144132.3655699-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T14:41:32","name":"[v1,1/1] bfd: elflink: upstream change to garbage collection sweep causes mb regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925144132.3655699-1-neal.frager@amd.com/mbox/"},{"id":144472,"url":"https://patchwork.plctlab.org/api/1.2/patches/144472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925153247.908901-3-arsen@aarsen.me/","msgid":"<20230925153247.908901-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-25T15:13:41","name":"[2/2] *: suppress xgettext 0.22 charset name error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925153247.908901-3-arsen@aarsen.me/mbox/"},{"id":144564,"url":"https://patchwork.plctlab.org/api/1.2/patches/144564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-2-richard.sandiford@arm.com/","msgid":"<20230925202647.2049600-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-09-25T20:26:46","name":"[1/2] aarch64: Restructure feature flag handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-2-richard.sandiford@arm.com/mbox/"},{"id":144563,"url":"https://patchwork.plctlab.org/api/1.2/patches/144563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-3-richard.sandiford@arm.com/","msgid":"<20230925202647.2049600-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-09-25T20:26:47","name":"[2/2] aarch64: Allow feature flags to occupy >64 bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-3-richard.sandiford@arm.com/mbox/"},{"id":144664,"url":"https://patchwork.plctlab.org/api/1.2/patches/144664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-3-arsen@aarsen.me/","msgid":"<20230926004300.1716711-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-26T00:17:33","name":"[v2,1/2] *: add modern gettext support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-3-arsen@aarsen.me/mbox/"},{"id":144663,"url":"https://patchwork.plctlab.org/api/1.2/patches/144663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-4-arsen@aarsen.me/","msgid":"<20230926004300.1716711-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-26T00:17:34","name":"[v2,2/2] *: suppress xgettext 0.22 charset name error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-4-arsen@aarsen.me/mbox/"},{"id":144717,"url":"https://patchwork.plctlab.org/api/1.2/patches/144717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926050606.16364-1-neal.frager@amd.com/","msgid":"<20230926050606.16364-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-26T05:06:06","name":"[v1,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926050606.16364-1-neal.frager@amd.com/mbox/"},{"id":144823,"url":"https://patchwork.plctlab.org/api/1.2/patches/144823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926112035.2692284-1-yunqiang.su@cipunited.com/","msgid":"<20230926112035.2692284-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-26T11:20:35","name":"[v2] GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926112035.2692284-1-yunqiang.su@cipunited.com/mbox/"},{"id":144873,"url":"https://patchwork.plctlab.org/api/1.2/patches/144873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926124637.683385-1-neal.frager@amd.com/","msgid":"<20230926124637.683385-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-26T12:46:37","name":"[v1,1/1] gas: microblaze: fixing constant range check issue","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926124637.683385-1-neal.frager@amd.com/mbox/"},{"id":144964,"url":"https://patchwork.plctlab.org/api/1.2/patches/144964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926161354.312545-1-hjl.tools@gmail.com/","msgid":"<20230926161354.312545-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-26T16:13:54","name":"x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926161354.312545-1-hjl.tools@gmail.com/mbox/"},{"id":144986,"url":"https://patchwork.plctlab.org/api/1.2/patches/144986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926172848.1123514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230926172848.1123514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-26T17:28:49","name":"[v4] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926172848.1123514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":145327,"url":"https://patchwork.plctlab.org/api/1.2/patches/145327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB5914E1FBFD4DE046CC1F80E880C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-09-27T11:20:09","name":"RISC-V: Add support for numbered ISA mapping strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB5914E1FBFD4DE046CC1F80E880C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":145358,"url":"https://patchwork.plctlab.org/api/1.2/patches/145358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB591487CCBB57E75FE05F23AF80C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-09-27T12:42:55","name":"[v2] RISC-V: Add support for numbered ISA mapping strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB591487CCBB57E75FE05F23AF80C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":145362,"url":"https://patchwork.plctlab.org/api/1.2/patches/145362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927124918.1584074-1-neal.frager@amd.com/","msgid":"<20230927124918.1584074-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T12:49:18","name":"[v1,1/1] bfd: microblaze: Fix bug in TLSTPREL Relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927124918.1584074-1-neal.frager@amd.com/mbox/"},{"id":145374,"url":"https://patchwork.plctlab.org/api/1.2/patches/145374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927132130.1604555-1-neal.frager@amd.com/","msgid":"<20230927132130.1604555-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T13:21:30","name":"[v1,1/1] gas: expr: fix support .long 0U and .long 0u","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927132130.1604555-1-neal.frager@amd.com/mbox/"},{"id":145385,"url":"https://patchwork.plctlab.org/api/1.2/patches/145385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927134821.1621734-1-neal.frager@amd.com/","msgid":"<20230927134821.1621734-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T13:48:21","name":"[v1,1/1] ld: microblaze: Add error detail for mxl-gp-opt flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927134821.1621734-1-neal.frager@amd.com/mbox/"},{"id":145405,"url":"https://patchwork.plctlab.org/api/1.2/patches/145405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927144833.1671892-1-neal.frager@amd.com/","msgid":"<20230927144833.1671892-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T14:48:33","name":"[v2,1/1] gas: microblaze: Add mlittle-endian and mbig-endian flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927144833.1671892-1-neal.frager@amd.com/mbox/"},{"id":145427,"url":"https://patchwork.plctlab.org/api/1.2/patches/145427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd926ca7-c7cb-5e37-51dc-43adbf6522c3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:47:27","name":"[01/11] x86: record flag_code in tc_frag_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd926ca7-c7cb-5e37-51dc-43adbf6522c3@suse.com/mbox/"},{"id":145429,"url":"https://patchwork.plctlab.org/api/1.2/patches/145429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com/","msgid":"<85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com>","list_archive_url":null,"date":"2023-09-27T15:48:15","name":"[02/11] x86: i386_generate_nops() may not derive decisions from global variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com/mbox/"},{"id":145430,"url":"https://patchwork.plctlab.org/api/1.2/patches/145430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com/","msgid":"<01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com>","list_archive_url":null,"date":"2023-09-27T15:48:56","name":"[03/11] x86: don'\''t use 32-bit LEA as NOP surrogate in 64-bit code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com/mbox/"},{"id":145431,"url":"https://patchwork.plctlab.org/api/1.2/patches/145431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/829df523-3632-abd6-daaa-d42eaa82fe37@suse.com/","msgid":"<829df523-3632-abd6-daaa-d42eaa82fe37@suse.com>","list_archive_url":null,"date":"2023-09-27T15:49:31","name":"[04/11] x86: don'\''t use operand size override with NOP in 16-bit code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/829df523-3632-abd6-daaa-d42eaa82fe37@suse.com/mbox/"},{"id":145433,"url":"https://patchwork.plctlab.org/api/1.2/patches/145433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a0856079-0bf9-20d7-bd62-8f5f20584251@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:50:17","name":"[05/11] x86: respect \".arch nonop\" when selecting which NOPs to emit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a0856079-0bf9-20d7-bd62-8f5f20584251@suse.com/mbox/"},{"id":145437,"url":"https://patchwork.plctlab.org/api/1.2/patches/145437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com/","msgid":"<02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com>","list_archive_url":null,"date":"2023-09-27T15:50:40","name":"[06/11] x86: i686 != PentiumPro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com/mbox/"},{"id":145435,"url":"https://patchwork.plctlab.org/api/1.2/patches/145435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a2094e46-7176-c139-7d1f-8659032b0829@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:51:07","name":"[07/11] x86: don'\''t record full i386_cpu_flags in struct i386_tc_frag_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a2094e46-7176-c139-7d1f-8659032b0829@suse.com/mbox/"},{"id":145439,"url":"https://patchwork.plctlab.org/api/1.2/patches/145439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com/","msgid":"<743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com>","list_archive_url":null,"date":"2023-09-27T15:51:38","name":"[08/11] x86: add a few more NOP patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com/mbox/"},{"id":145438,"url":"https://patchwork.plctlab.org/api/1.2/patches/145438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5e9a399-ea6c-5dd1-d7b0-79a01083d607@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:52:08","name":"[09/11] x86: fold a few of the \"alternative\" NOP patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5e9a399-ea6c-5dd1-d7b0-79a01083d607@suse.com/mbox/"},{"id":145440,"url":"https://patchwork.plctlab.org/api/1.2/patches/145440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff932263-c125-fd8b-41e7-66ba39c9fa84@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:52:40","name":"[10/11] x86: fold NOP testcase expectations where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff932263-c125-fd8b-41e7-66ba39c9fa84@suse.com/mbox/"},{"id":145441,"url":"https://patchwork.plctlab.org/api/1.2/patches/145441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e35142f-eb0f-7308-e241-407e136390c8@suse.com/","msgid":"<8e35142f-eb0f-7308-e241-407e136390c8@suse.com>","list_archive_url":null,"date":"2023-09-27T15:53:16","name":"[11/11] gas: make .nops output visible in listing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e35142f-eb0f-7308-e241-407e136390c8@suse.com/mbox/"},{"id":145442,"url":"https://patchwork.plctlab.org/api/1.2/patches/145442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927155322.3442647-1-lili.cui@intel.com/","msgid":"<20230927155322.3442647-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-27T15:53:22","name":"[V2,1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927155322.3442647-1-lili.cui@intel.com/mbox/"},{"id":145490,"url":"https://patchwork.plctlab.org/api/1.2/patches/145490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927171913.5870-1-hjl.tools@gmail.com/","msgid":"<20230927171913.5870-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-27T17:19:13","name":"[v2] x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927171913.5870-1-hjl.tools@gmail.com/mbox/"},{"id":145732,"url":"https://patchwork.plctlab.org/api/1.2/patches/145732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928041939.2238068-1-neal.frager@amd.com/","msgid":"<20230928041939.2238068-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-28T04:19:39","name":"[v1,1/1] opcodes: microblaze: Add hibernate and suspend instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928041939.2238068-1-neal.frager@amd.com/mbox/"},{"id":145751,"url":"https://patchwork.plctlab.org/api/1.2/patches/145751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928055737.2306715-1-neal.frager@amd.com/","msgid":"<20230928055737.2306715-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-28T05:57:37","name":"[v1,1/1] ld: microblaze: ignore rwx segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928055737.2306715-1-neal.frager@amd.com/mbox/"},{"id":145841,"url":"https://patchwork.plctlab.org/api/1.2/patches/145841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-1-cailulu@loongson.cn/","msgid":"<20230928080153.3626326-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-28T08:01:52","name":"[1/2] as: add option for generate R_LARCH_32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-1-cailulu@loongson.cn/mbox/"},{"id":145842,"url":"https://patchwork.plctlab.org/api/1.2/patches/145842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-2-cailulu@loongson.cn/","msgid":"<20230928080153.3626326-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-28T08:01:53","name":"[2/2] Add testsuits for new assembler option of mthin-add-sub.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-2-cailulu@loongson.cn/mbox/"},{"id":146150,"url":"https://patchwork.plctlab.org/api/1.2/patches/146150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928142256.26768-1-simon.marchi@efficios.com/","msgid":"<20230928142256.26768-1-simon.marchi@efficios.com>","list_archive_url":null,"date":"2023-09-28T14:22:42","name":"bfd, binutils: add gfx11 amdgpu architectures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928142256.26768-1-simon.marchi@efficios.com/mbox/"},{"id":146178,"url":"https://patchwork.plctlab.org/api/1.2/patches/146178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928153830.28922-1-hjl.tools@gmail.com/","msgid":"<20230928153830.28922-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-28T15:38:30","name":"[v3] x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928153830.28922-1-hjl.tools@gmail.com/mbox/"},{"id":146607,"url":"https://patchwork.plctlab.org/api/1.2/patches/146607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-2-yunqiang.su@cipunited.com/","msgid":"<20230929150526.3149431-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-29T15:05:25","name":"[v3,1/2] GAS/MIPS: Convert module-defer-warn2 to .d format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-2-yunqiang.su@cipunited.com/mbox/"},{"id":146609,"url":"https://patchwork.plctlab.org/api/1.2/patches/146609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-3-yunqiang.su@cipunited.com/","msgid":"<20230929150526.3149431-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-29T15:05:26","name":"[v3,2/2] GAS/MIPS: Add module-defer-warn2-r2 testcase for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-3-yunqiang.su@cipunited.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/mbox/"},{"id":33,"url":"https://patchwork.plctlab.org/api/1.2/bundles/33/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":147179,"url":"https://patchwork.plctlab.org/api/1.2/patches/147179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-2-mary.bennett@embecosm.com/","msgid":"<20231002020206.1635423-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-10-02T02:02:05","name":"[v3,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-2-mary.bennett@embecosm.com/mbox/"},{"id":147180,"url":"https://patchwork.plctlab.org/api/1.2/patches/147180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-3-mary.bennett@embecosm.com/","msgid":"<20231002020206.1635423-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-10-02T02:02:06","name":"[v3,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-3-mary.bennett@embecosm.com/mbox/"},{"id":147269,"url":"https://patchwork.plctlab.org/api/1.2/patches/147269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87leclp5uk.fsf@redhat.com/","msgid":"<87leclp5uk.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-02T12:27:15","name":"Commit: Use bfd_get_current_time more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87leclp5uk.fsf@redhat.com/mbox/"},{"id":147794,"url":"https://patchwork.plctlab.org/api/1.2/patches/147794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com/","msgid":"<0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com>","list_archive_url":null,"date":"2023-10-03T09:35:04","name":"[BINUTILS] aarch64: Enable Cortex-X4 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com/mbox/"},{"id":147807,"url":"https://patchwork.plctlab.org/api/1.2/patches/147807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-2-victor.donascimento@arm.com/","msgid":"<20231003105338.1812768-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-03T10:51:57","name":"[v2,1/2] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-2-victor.donascimento@arm.com/mbox/"},{"id":147808,"url":"https://patchwork.plctlab.org/api/1.2/patches/147808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-3-victor.donascimento@arm.com/","msgid":"<20231003105338.1812768-3-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-03T10:51:58","name":"[v2,2/2] aarch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-3-victor.donascimento@arm.com/mbox/"},{"id":147848,"url":"https://patchwork.plctlab.org/api/1.2/patches/147848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2310031233470.2129@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-10-03T11:56:33","name":"[committed,v3] MIPS: Fix `readelf -S bintest'\'' test for n64 targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2310031233470.2129@angie.orcam.me.uk/mbox/"},{"id":147915,"url":"https://patchwork.plctlab.org/api/1.2/patches/147915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003144904.1690514-1-neal.frager@amd.com/","msgid":"<20231003144904.1690514-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-03T14:49:04","name":"[v2,1/1] opcodes: microblaze: Add hibernate and suspend instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003144904.1690514-1-neal.frager@amd.com/mbox/"},{"id":148313,"url":"https://patchwork.plctlab.org/api/1.2/patches/148313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com/","msgid":"<637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com>","list_archive_url":null,"date":"2023-10-04T13:48:41","name":"[v2,BINUTILS] aarch64: Enable Cortex-X4 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com/mbox/"},{"id":148443,"url":"https://patchwork.plctlab.org/api/1.2/patches/148443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231004173640.4007006-1-neal.frager@amd.com/","msgid":"<20231004173640.4007006-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-04T17:36:40","name":"[v1,1/1] opcodes: microblaze: Add address extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231004173640.4007006-1-neal.frager@amd.com/mbox/"},{"id":148586,"url":"https://patchwork.plctlab.org/api/1.2/patches/148586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com/","msgid":"<1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com>","list_archive_url":null,"date":"2023-10-04T22:09:35","name":"[RFA] Fix for mcore simulator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com/mbox/"},{"id":148662,"url":"https://patchwork.plctlab.org/api/1.2/patches/148662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005014214.1457876-1-vladimir.mezentsev@oracle.com/","msgid":"<20231005014214.1457876-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-05T01:42:14","name":"gprofng: 30894 bison should be no hard dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005014214.1457876-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":148675,"url":"https://patchwork.plctlab.org/api/1.2/patches/148675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005083920.2676339-1-torbjorn.svensson@foss.st.com/","msgid":"<20231005083920.2676339-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-05T08:39:21","name":"[v5] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005083920.2676339-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":148690,"url":"https://patchwork.plctlab.org/api/1.2/patches/148690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005125103.1330807-1-neal.frager@amd.com/","msgid":"<20231005125103.1330807-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-05T12:51:03","name":"[v2,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005125103.1330807-1-neal.frager@amd.com/mbox/"},{"id":149118,"url":"https://patchwork.plctlab.org/api/1.2/patches/149118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006052847.2012640-1-vladimir.mezentsev@oracle.com/","msgid":"<20231006052847.2012640-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-06T05:28:47","name":"gprofng: 30910 cross test fail: can'\''t read \"CHECK_TARGET\": no such variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006052847.2012640-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":149316,"url":"https://patchwork.plctlab.org/api/1.2/patches/149316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bab49cf8bb040a1c8f43a741e076ebb97135e06a.1696608163.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-10-06T16:03:35","name":"bfd: add new bfd_cache_size() function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bab49cf8bb040a1c8f43a741e076ebb97135e06a.1696608163.git.aburgess@redhat.com/mbox/"},{"id":149368,"url":"https://patchwork.plctlab.org/api/1.2/patches/149368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-2-tdevries@suse.de/","msgid":"<20231006174942.27361-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-06T17:49:41","name":"[1/2,gdb/symtab] Add name_of_main and language_of_main to the DWARF index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-2-tdevries@suse.de/mbox/"},{"id":149367,"url":"https://patchwork.plctlab.org/api/1.2/patches/149367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-3-tdevries@suse.de/","msgid":"<20231006174942.27361-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-06T17:49:42","name":"[2/2,readelf] Handle .gdb_index section version 9","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-3-tdevries@suse.de/mbox/"},{"id":149518,"url":"https://patchwork.plctlab.org/api/1.2/patches/149518/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007071110.401935-1-neal.frager@amd.com/","msgid":"<20231007071110.401935-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-07T07:11:10","name":"[v1,1/1] bfd: microblaze: Fix automated build errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007071110.401935-1-neal.frager@amd.com/mbox/"},{"id":149597,"url":"https://patchwork.plctlab.org/api/1.2/patches/149597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007154838.3273803-1-yunqiang.su@cipunited.com/","msgid":"<20231007154838.3273803-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-10-07T15:48:38","name":"[v4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007154838.3273803-1-yunqiang.su@cipunited.com/mbox/"},{"id":149652,"url":"https://patchwork.plctlab.org/api/1.2/patches/149652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007220105.818599-1-mark@klomp.org/","msgid":"<20231007220105.818599-1-mark@klomp.org>","list_archive_url":null,"date":"2023-10-07T22:01:05","name":"microblaze: fix build error on 32-bit hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007220105.818599-1-mark@klomp.org/mbox/"},{"id":149809,"url":"https://patchwork.plctlab.org/api/1.2/patches/149809/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009021109.2980562-1-cailulu@loongson.cn/","msgid":"<20231009021109.2980562-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-09T02:11:09","name":"as: fixed internal error when immediate value of relocation overflow.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009021109.2980562-1-cailulu@loongson.cn/mbox/"},{"id":149851,"url":"https://patchwork.plctlab.org/api/1.2/patches/149851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009070931.3437078-1-yunqiang.su@cipunited.com/","msgid":"<20231009070931.3437078-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-10-09T07:09:31","name":"[v2] GAS/MIPS: Add mips16-e-irix.d testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009070931.3437078-1-yunqiang.su@cipunited.com/mbox/"},{"id":150073,"url":"https://patchwork.plctlab.org/api/1.2/patches/150073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009125144.377940-1-neal.frager@amd.com/","msgid":"<20231009125144.377940-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-09T12:51:44","name":"[v3,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009125144.377940-1-neal.frager@amd.com/mbox/"},{"id":150132,"url":"https://patchwork.plctlab.org/api/1.2/patches/150132/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009144438.3687687-1-torbjorn.svensson@foss.st.com/","msgid":"<20231009144438.3687687-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-09T14:44:39","name":"[v6] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009144438.3687687-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":150139,"url":"https://patchwork.plctlab.org/api/1.2/patches/150139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009151146.3818141-1-torbjorn.svensson@foss.st.com/","msgid":"<20231009151146.3818141-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-09T15:11:47","name":"[v7] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009151146.3818141-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":150488,"url":"https://patchwork.plctlab.org/api/1.2/patches/150488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010062039.2021349-1-neal.frager@amd.com/","msgid":"<20231010062039.2021349-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-10T06:20:39","name":"[v4,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010062039.2021349-1-neal.frager@amd.com/mbox/"},{"id":150493,"url":"https://patchwork.plctlab.org/api/1.2/patches/150493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010063635.2800937-1-ying.huang@oss.cipunited.com/","msgid":"<20231010063635.2800937-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-10-10T06:36:35","name":"[v2] MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010063635.2800937-1-ying.huang@oss.cipunited.com/mbox/"},{"id":150519,"url":"https://patchwork.plctlab.org/api/1.2/patches/150519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010072401.1383177-1-lin1.hu@intel.com/","msgid":"<20231010072401.1383177-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-10T07:24:01","name":"Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010072401.1383177-1-lin1.hu@intel.com/mbox/"},{"id":150531,"url":"https://patchwork.plctlab.org/api/1.2/patches/150531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010075906.2185416-1-neal.frager@amd.com/","msgid":"<20231010075906.2185416-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-10T07:59:06","name":"[v5,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010075906.2185416-1-neal.frager@amd.com/mbox/"},{"id":150689,"url":"https://patchwork.plctlab.org/api/1.2/patches/150689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5UPzPo8pGJYs/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:45:20","name":"asan: invalid free in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5UPzPo8pGJYs/@squeak.grove.modra.org/mbox/"},{"id":150690,"url":"https://patchwork.plctlab.org/api/1.2/patches/150690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5iBVni+Uru3bZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:46:16","name":"asan: null dereference in read_and_display_attr_value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5iBVni+Uru3bZ@squeak.grove.modra.org/mbox/"},{"id":150691,"url":"https://patchwork.plctlab.org/api/1.2/patches/150691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5qkk9v6Mb+JRZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:46:50","name":"asan: buffer overflow in elf32_arm_get_synthetic_symtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5qkk9v6Mb+JRZ@squeak.grove.modra.org/mbox/"},{"id":150868,"url":"https://patchwork.plctlab.org/api/1.2/patches/150868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010161057.3268944-1-vladimir.mezentsev@oracle.com/","msgid":"<20231010161057.3268944-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-10T16:10:57","name":"gprofng: Use the correct application name in error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010161057.3268944-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":151095,"url":"https://patchwork.plctlab.org/api/1.2/patches/151095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231011022045.3320754-1-cailulu@loongson.cn/","msgid":"<20231011022045.3320754-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-11T02:20:45","name":"as: fixed internal error when immediate value of relocation overflow.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231011022045.3320754-1-cailulu@loongson.cn/mbox/"},{"id":152355,"url":"https://patchwork.plctlab.org/api/1.2/patches/152355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-1-neal.frager@amd.com/","msgid":"<20231013072856.638728-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-13T07:28:55","name":"[v6,1/2] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-1-neal.frager@amd.com/mbox/"},{"id":152356,"url":"https://patchwork.plctlab.org/api/1.2/patches/152356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-2-neal.frager@amd.com/","msgid":"<20231013072856.638728-2-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-13T07:28:56","name":"[v6,2/2] gas: testsuite: microblaze: Add new bit-field tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-2-neal.frager@amd.com/mbox/"},{"id":152369,"url":"https://patchwork.plctlab.org/api/1.2/patches/152369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-1-chigot@adacore.com/","msgid":"<20231013080248.219837-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:46","name":"[1/3] ld: allow update of existing QNX stack note","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-1-chigot@adacore.com/mbox/"},{"id":152371,"url":"https://patchwork.plctlab.org/api/1.2/patches/152371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-2-chigot@adacore.com/","msgid":"<20231013080248.219837-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:47","name":"[2/3] ld: correctly handle QNX --lazy-stack without -zstack-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-2-chigot@adacore.com/mbox/"},{"id":152370,"url":"https://patchwork.plctlab.org/api/1.2/patches/152370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-3-chigot@adacore.com/","msgid":"<20231013080248.219837-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:48","name":"[3/3] ld: warn when duplicated QNX stack note are detected","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-3-chigot@adacore.com/mbox/"},{"id":152383,"url":"https://patchwork.plctlab.org/api/1.2/patches/152383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-1-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:41","name":"[1/5] LoongArch: Fix ld --no-relax bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-1-mengqinggang@loongson.cn/mbox/"},{"id":152381,"url":"https://patchwork.plctlab.org/api/1.2/patches/152381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-2-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:42","name":"[2/5] LoongArch: Directly delete relaxed instuctions, not use R_LARCH_DELETE relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-2-mengqinggang@loongson.cn/mbox/"},{"id":152382,"url":"https://patchwork.plctlab.org/api/1.2/patches/152382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-3-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:43","name":"[3/5] LoongArch: Multiple relax_trip in one relax_pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-3-mengqinggang@loongson.cn/mbox/"},{"id":152385,"url":"https://patchwork.plctlab.org/api/1.2/patches/152385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-4-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:44","name":"[4/5] LoongArch: Remove \"elf_seg_map (info->output_bfd) == NULL\" relaxation condition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-4-mengqinggang@loongson.cn/mbox/"},{"id":152384,"url":"https://patchwork.plctlab.org/api/1.2/patches/152384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-5-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:45","name":"[5/5] LoongArch: Modify link_info.relax_pass from 3 to 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-5-mengqinggang@loongson.cn/mbox/"},{"id":152586,"url":"https://patchwork.plctlab.org/api/1.2/patches/152586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013140152.427376-1-nick.alcock@oracle.com/","msgid":"<20231013140152.427376-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-10-13T14:01:52","name":"libctf: check for problems with error returns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013140152.427376-1-nick.alcock@oracle.com/mbox/"},{"id":152897,"url":"https://patchwork.plctlab.org/api/1.2/patches/152897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com/","msgid":"<08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-14T05:03:21","name":"[1/2] RISC-V: Group relaxation features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152898,"url":"https://patchwork.plctlab.org/api/1.2/patches/152898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com/","msgid":"<7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-14T05:03:22","name":"[2/2] RISC-V: Prepare for more generic PCREL relaxations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152917,"url":"https://patchwork.plctlab.org/api/1.2/patches/152917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3a9e9f125f0ae423dfb37fb87dfec387c01593b.1697272638.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-14T08:37:37","name":"[1/1] RISC-V: Improve handling of mapping symbols with dot suffix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3a9e9f125f0ae423dfb37fb87dfec387c01593b.1697272638.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152978,"url":"https://patchwork.plctlab.org/api/1.2/patches/152978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com/","msgid":"<9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-15T00:44:17","name":"[v2,1/2] RISC-V: Group linker relaxation features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152979,"url":"https://patchwork.plctlab.org/api/1.2/patches/152979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f720c943dc95c3047fbb69ba61aec031e885bdc7.1697330630.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-15T00:44:18","name":"[v2,2/2] RISC-V: Prepare for more generic PCREL relaxations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f720c943dc95c3047fbb69ba61aec031e885bdc7.1697330630.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153201,"url":"https://patchwork.plctlab.org/api/1.2/patches/153201/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com/","msgid":"<208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T06:02:36","name":"[1/2] RISC-V: Reject invalid relocation types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153202,"url":"https://patchwork.plctlab.org/api/1.2/patches/153202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com/","msgid":"<24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T06:02:37","name":"[2/2] RISC-V: Renumber internal-only [GT]PREL_[IS] reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153262,"url":"https://patchwork.plctlab.org/api/1.2/patches/153262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016083935.1434090-1-chigot@adacore.com/","msgid":"<20231016083935.1434090-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-16T08:39:35","name":"[COMMITTED] objcopy: Fix name of the field modified by pe_stack_reserve.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016083935.1434090-1-chigot@adacore.com/mbox/"},{"id":153352,"url":"https://patchwork.plctlab.org/api/1.2/patches/153352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com/","msgid":"<577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T11:44:05","name":"RISC-V: '\''Zfa'\'' extension is now ratified","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153374,"url":"https://patchwork.plctlab.org/api/1.2/patches/153374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016125059.1798219-1-torbjorn.svensson@foss.st.com/","msgid":"<20231016125059.1798219-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-16T12:51:00","name":"[v8] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016125059.1798219-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":153703,"url":"https://patchwork.plctlab.org/api/1.2/patches/153703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016174027.3178781-1-neal.frager@amd.com/","msgid":"<20231016174027.3178781-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-16T17:40:27","name":"[v1,1/1] bfd: microblaze: Add 32_NONE reloc type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016174027.3178781-1-neal.frager@amd.com/mbox/"},{"id":153852,"url":"https://patchwork.plctlab.org/api/1.2/patches/153852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f46ff02f1812a157c6eb26a4b2edac2c2fbfb271.1697508708.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-17T02:12:08","name":"[COMMITTED] RISC-V: Fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f46ff02f1812a157c6eb26a4b2edac2c2fbfb271.1697508708.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153895,"url":"https://patchwork.plctlab.org/api/1.2/patches/153895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4Slqp47cEUxFdO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-17T04:50:30","name":"asan: Invalid free in alpha_ecoff_get_relocated_section_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4Slqp47cEUxFdO@squeak.grove.modra.org/mbox/"},{"id":153896,"url":"https://patchwork.plctlab.org/api/1.2/patches/153896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4VVi3jhP/DEW9K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-17T05:02:14","name":"R_MICROMIPS_GPREL7_S2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4VVi3jhP/DEW9K@squeak.grove.modra.org/mbox/"},{"id":153967,"url":"https://patchwork.plctlab.org/api/1.2/patches/153967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-1-neal.frager@amd.com/","msgid":"<20231017084007.229397-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-17T08:40:06","name":"[v2,1/2] bfd: microblaze: Add 32_NONE reloc type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-1-neal.frager@amd.com/mbox/"},{"id":153968,"url":"https://patchwork.plctlab.org/api/1.2/patches/153968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-2-neal.frager@amd.com/","msgid":"<20231017084007.229397-2-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-17T08:40:07","name":"[v2,2/2] gas: testsuite: Add microblaze reloc test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-2-neal.frager@amd.com/mbox/"},{"id":154262,"url":"https://patchwork.plctlab.org/api/1.2/patches/154262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017125840.544177-1-caiyinyu@loongson.cn/","msgid":"<20231017125840.544177-1-caiyinyu@loongson.cn>","list_archive_url":null,"date":"2023-10-17T12:58:40","name":"LoongArch: Correct comments.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017125840.544177-1-caiyinyu@loongson.cn/mbox/"},{"id":154303,"url":"https://patchwork.plctlab.org/api/1.2/patches/154303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017143039.647013-1-chigot@adacore.com/","msgid":"<20231017143039.647013-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-17T14:30:39","name":"objcopy: fix typo in --heap and --stack parser","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017143039.647013-1-chigot@adacore.com/mbox/"},{"id":154366,"url":"https://patchwork.plctlab.org/api/1.2/patches/154366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154352.4070250-1-lili.cui@intel.com/","msgid":"<20231017154352.4070250-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:43:52","name":"[v2,2/8] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154352.4070250-1-lili.cui@intel.com/mbox/"},{"id":154368,"url":"https://patchwork.plctlab.org/api/1.2/patches/154368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154500.4070336-1-lili.cui@intel.com/","msgid":"<20231017154500.4070336-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:45:00","name":"[v2,2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154500.4070336-1-lili.cui@intel.com/mbox/"},{"id":154372,"url":"https://patchwork.plctlab.org/api/1.2/patches/154372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154546.4070436-1-lili.cui@intel.com/","msgid":"<20231017154546.4070436-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:45:46","name":"[v2,3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154546.4070436-1-lili.cui@intel.com/mbox/"},{"id":154418,"url":"https://patchwork.plctlab.org/api/1.2/patches/154418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017185438.407796-1-torbjorn.svensson@foss.st.com/","msgid":"<20231017185438.407796-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-17T18:54:39","name":"libctf: Return CTF_ERR in ctf_type_resolve_unsliced PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017185438.407796-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":154615,"url":"https://patchwork.plctlab.org/api/1.2/patches/154615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018015527.37770-1-nelson@rivosinc.com/","msgid":"<20231018015527.37770-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-18T01:55:27","name":"[committed] RISC-V: Make sure rv32q conflict won'\''t affect the zfa gas testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018015527.37770-1-nelson@rivosinc.com/mbox/"},{"id":154802,"url":"https://patchwork.plctlab.org/api/1.2/patches/154802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87jzrkjjku.fsf@redhat.com/","msgid":"<87jzrkjjku.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-18T10:44:49","name":"RFC: Turning executable stack warnings into errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87jzrkjjku.fsf@redhat.com/mbox/"},{"id":154926,"url":"https://patchwork.plctlab.org/api/1.2/patches/154926/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018151406.255907-1-victor.donascimento@arm.com/","msgid":"<20231018151406.255907-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-18T15:13:55","name":"aarch64: Update aarch64-sys-regs.def header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018151406.255907-1-victor.donascimento@arm.com/mbox/"},{"id":155239,"url":"https://patchwork.plctlab.org/api/1.2/patches/155239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com/","msgid":"<7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-19T00:30:59","name":"[v2,1/1] RISC-V: Separate invalid/internal only ELF relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com/mbox/"},{"id":155245,"url":"https://patchwork.plctlab.org/api/1.2/patches/155245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com/","msgid":"<6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-19T01:07:38","name":"RISC-V: Remove semicolons from DECLARE_INSN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com/mbox/"},{"id":155280,"url":"https://patchwork.plctlab.org/api/1.2/patches/155280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019042113.29348-1-nelson@rivosinc.com/","msgid":"<20231019042113.29348-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-19T04:21:13","name":"[committed] RISC-V: Don'\''t do undefweak relaxations for the linker_def symbols.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019042113.29348-1-nelson@rivosinc.com/mbox/"},{"id":155404,"url":"https://patchwork.plctlab.org/api/1.2/patches/155404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019091726.69380-1-nelson@rivosinc.com/","msgid":"<20231019091726.69380-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-19T09:17:26","name":"RISC-V: Clarify the behaviors of SET/ADD/SUB relocations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019091726.69380-1-nelson@rivosinc.com/mbox/"},{"id":155452,"url":"https://patchwork.plctlab.org/api/1.2/patches/155452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019113740.2071556-1-neal.frager@amd.com/","msgid":"<20231019113740.2071556-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-19T11:37:40","name":"[v1,1/1] opcodes: microblaze: Fix bit masking bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019113740.2071556-1-neal.frager@amd.com/mbox/"},{"id":155643,"url":"https://patchwork.plctlab.org/api/1.2/patches/155643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edhqiowz.fsf@redhat.com/","msgid":"<87edhqiowz.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-19T15:59:24","name":"RFC: Disassembly with call frame information","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edhqiowz.fsf@redhat.com/mbox/"},{"id":155668,"url":"https://patchwork.plctlab.org/api/1.2/patches/155668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019173948.266400-1-nick.alcock@oracle.com/","msgid":"<20231019173948.266400-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-10-19T17:39:48","name":"libctf: fix creation-time parent/child dict confusions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019173948.266400-1-nick.alcock@oracle.com/mbox/"},{"id":155702,"url":"https://patchwork.plctlab.org/api/1.2/patches/155702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019195509.19650-1-jose.marchesi@oracle.com/","msgid":"<20231019195509.19650-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-19T19:55:09","name":"[COMMITTED] ld: fix typo in ld.texi metdata->metadata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019195509.19650-1-jose.marchesi@oracle.com/mbox/"},{"id":156157,"url":"https://patchwork.plctlab.org/api/1.2/patches/156157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231020142654.748639-1-neal.frager@amd.com/","msgid":"<20231020142654.748639-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-20T14:26:54","name":"[v1,1/1] gas: testsuite: microblaze: cosmetic fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231020142654.748639-1-neal.frager@amd.com/mbox/"},{"id":156377,"url":"https://patchwork.plctlab.org/api/1.2/patches/156377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com/","msgid":"<872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T00:45:59","name":"[1/1] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156383,"url":"https://patchwork.plctlab.org/api/1.2/patches/156383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com/","msgid":"<59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T02:17:20","name":"[v2,1/1] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156390,"url":"https://patchwork.plctlab.org/api/1.2/patches/156390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com/","msgid":"<46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T03:12:09","name":"[1/1] RISC-V: Add support for '\''Zacas'\'' atomic CAS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156515,"url":"https://patchwork.plctlab.org/api/1.2/patches/156515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com/","msgid":"<3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-22T03:53:31","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for the '\''Zalasr'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156516,"url":"https://patchwork.plctlab.org/api/1.2/patches/156516/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com/","msgid":"<1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-22T03:54:22","name":"[v2] RISC-V: Add support for '\''Zacas'\'' atomic CAS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156517,"url":"https://patchwork.plctlab.org/api/1.2/patches/156517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b82eac88d4a08c1758dd2824cd0e81fac63de704.1697947000.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-22T03:57:15","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for '\''Zabha'\'' subword AMO extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b82eac88d4a08c1758dd2824cd0e81fac63de704.1697947000.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156612,"url":"https://patchwork.plctlab.org/api/1.2/patches/156612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZTWz/1sTLTpXo++X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-22T23:45:03","name":"bfd-in2.h BFD_RELOC_* comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZTWz/1sTLTpXo++X@squeak.grove.modra.org/mbox/"},{"id":156655,"url":"https://patchwork.plctlab.org/api/1.2/patches/156655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231023033008.3256485-1-lin1.hu@intel.com/","msgid":"<20231023033008.3256485-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-23T03:30:08","name":"[5/8,v2] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231023033008.3256485-1-lin1.hu@intel.com/mbox/"},{"id":157273,"url":"https://patchwork.plctlab.org/api/1.2/patches/157273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024080132.1181-1-tdevries@suse.de/","msgid":"<20231024080132.1181-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-24T08:01:32","name":"[readelf] Handle unknown name of main in .gdb_index section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024080132.1181-1-tdevries@suse.de/mbox/"},{"id":157615,"url":"https://patchwork.plctlab.org/api/1.2/patches/157615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024160206.3818478-1-vladimir.mezentsev@oracle.com/","msgid":"<20231024160206.3818478-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-24T16:02:06","name":"gprofng: Fix -Wformat= warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024160206.3818478-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":157774,"url":"https://patchwork.plctlab.org/api/1.2/patches/157774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkkl4Bs89Sc0P0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:42:58","name":"asan: NULL deref in alpha_ecoff_get_relocated_section_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkkl4Bs89Sc0P0@squeak.grove.modra.org/mbox/"},{"id":157775,"url":"https://patchwork.plctlab.org/api/1.2/patches/157775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkrTaF/BoliqLS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:43:25","name":"asan: out of memory in som_set_reloc_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkrTaF/BoliqLS@squeak.grove.modra.org/mbox/"},{"id":157776,"url":"https://patchwork.plctlab.org/api/1.2/patches/157776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkzKZLcubIfT1S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:43:56","name":"asan: _bfd_elf_slurp_version_tables memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkzKZLcubIfT1S@squeak.grove.modra.org/mbox/"},{"id":157950,"url":"https://patchwork.plctlab.org/api/1.2/patches/157950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025091146.2362774-1-lin1.hu@intel.com/","msgid":"<20231025091146.2362774-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-25T09:11:46","name":"[v3] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025091146.2362774-1-lin1.hu@intel.com/mbox/"},{"id":158102,"url":"https://patchwork.plctlab.org/api/1.2/patches/158102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-2-c@jia.je/","msgid":"<20231025135347.289277-2-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:50","name":"[1/3] as: Add new atomic instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-2-c@jia.je/mbox/"},{"id":158103,"url":"https://patchwork.plctlab.org/api/1.2/patches/158103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-3-c@jia.je/","msgid":"<20231025135347.289277-3-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:51","name":"[2/3] as: Add new estimated reciprocal instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-3-c@jia.je/mbox/"},{"id":158104,"url":"https://patchwork.plctlab.org/api/1.2/patches/158104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-4-c@jia.je/","msgid":"<20231025135347.289277-4-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:52","name":"[3/3] gas: add loongarch v1.1 to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-4-c@jia.je/mbox/"},{"id":158409,"url":"https://patchwork.plctlab.org/api/1.2/patches/158409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026062158.3054598-1-lin1.hu@intel.com/","msgid":"<20231026062158.3054598-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-26T06:21:58","name":"[v4] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026062158.3054598-1-lin1.hu@intel.com/mbox/"},{"id":158469,"url":"https://patchwork.plctlab.org/api/1.2/patches/158469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-2-c@jia.je/","msgid":"<20231026093646.20609-2-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:13","name":"[v2,1/3] as: Add new atomic instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-2-c@jia.je/mbox/"},{"id":158471,"url":"https://patchwork.plctlab.org/api/1.2/patches/158471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-3-c@jia.je/","msgid":"<20231026093646.20609-3-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:14","name":"[v2,2/3] as: Add new estimated reciprocal instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-3-c@jia.je/mbox/"},{"id":158470,"url":"https://patchwork.plctlab.org/api/1.2/patches/158470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-4-c@jia.je/","msgid":"<20231026093646.20609-4-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:15","name":"[v2,3/3] gas: add loongarch v1.1 to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-4-c@jia.je/mbox/"},{"id":158505,"url":"https://patchwork.plctlab.org/api/1.2/patches/158505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026112404.331299-1-lin1.hu@intel.com/","msgid":"<20231026112404.331299-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-26T11:24:04","name":"[v5] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026112404.331299-1-lin1.hu@intel.com/mbox/"},{"id":158657,"url":"https://patchwork.plctlab.org/api/1.2/patches/158657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-2-tom@tromey.com/","msgid":"<20231026191435.204144-2-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:49","name":"[1/3] Make _bfd_error_buf static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-2-tom@tromey.com/mbox/"},{"id":158654,"url":"https://patchwork.plctlab.org/api/1.2/patches/158654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-3-tom@tromey.com/","msgid":"<20231026191435.204144-3-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:50","name":"[2/3] Make various error-related globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-3-tom@tromey.com/mbox/"},{"id":158655,"url":"https://patchwork.plctlab.org/api/1.2/patches/158655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-4-tom@tromey.com/","msgid":"<20231026191435.204144-4-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:51","name":"[3/3] Add minimal thread-safety to BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-4-tom@tromey.com/mbox/"},{"id":158641,"url":"https://patchwork.plctlab.org/api/1.2/patches/158641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-2-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:29","name":"[V1,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-2-indu.bhagat@oracle.com/mbox/"},{"id":158653,"url":"https://patchwork.plctlab.org/api/1.2/patches/158653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-4-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:31","name":"[V1,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-4-indu.bhagat@oracle.com/mbox/"},{"id":158642,"url":"https://patchwork.plctlab.org/api/1.2/patches/158642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-5-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:32","name":"[V1,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-5-indu.bhagat@oracle.com/mbox/"},{"id":158652,"url":"https://patchwork.plctlab.org/api/1.2/patches/158652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-6-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:33","name":"[V1,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-6-indu.bhagat@oracle.com/mbox/"},{"id":158643,"url":"https://patchwork.plctlab.org/api/1.2/patches/158643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-7-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:34","name":"[V1,6/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-7-indu.bhagat@oracle.com/mbox/"},{"id":158656,"url":"https://patchwork.plctlab.org/api/1.2/patches/158656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-8-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:35","name":"[V1,7/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-8-indu.bhagat@oracle.com/mbox/"},{"id":158658,"url":"https://patchwork.plctlab.org/api/1.2/patches/158658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-9-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:36","name":"[V1,8/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-9-indu.bhagat@oracle.com/mbox/"},{"id":158651,"url":"https://patchwork.plctlab.org/api/1.2/patches/158651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-10-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:37","name":"[V1,9/9] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-10-indu.bhagat@oracle.com/mbox/"},{"id":158717,"url":"https://patchwork.plctlab.org/api/1.2/patches/158717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027003917.67308-1-nelson@rivosinc.com/","msgid":"<20231027003917.67308-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-27T00:39:17","name":"RISC-V: Dump instruction without checking architecture support as usual.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027003917.67308-1-nelson@rivosinc.com/mbox/"},{"id":158866,"url":"https://patchwork.plctlab.org/api/1.2/patches/158866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027090044.481533-1-lin1.hu@intel.com/","msgid":"<20231027090044.481533-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-27T09:00:44","name":"[v5] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027090044.481533-1-lin1.hu@intel.com/mbox/"},{"id":159223,"url":"https://patchwork.plctlab.org/api/1.2/patches/159223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044531.9416-1-jose.marchesi@oracle.com/","msgid":"<20231028044531.9416-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-28T04:45:31","name":"[COMMITTED] opcodes: bpf-dis.c: fix typo in comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044531.9416-1-jose.marchesi@oracle.com/mbox/"},{"id":159224,"url":"https://patchwork.plctlab.org/api/1.2/patches/159224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044909.9705-1-jose.marchesi@oracle.com/","msgid":"<20231028044909.9705-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-28T04:49:09","name":"[COMMITTED] gas: tc-bpf.c: fix formatting of comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044909.9705-1-jose.marchesi@oracle.com/mbox/"},{"id":159568,"url":"https://patchwork.plctlab.org/api/1.2/patches/159568/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030090708.2006370-1-cailulu@loongson.cn/","msgid":"<20231030090708.2006370-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-30T09:07:08","name":"Add support for ilp32 register alias.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030090708.2006370-1-cailulu@loongson.cn/mbox/"},{"id":159721,"url":"https://patchwork.plctlab.org/api/1.2/patches/159721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878r7k719k.fsf@redhat.com/","msgid":"<878r7k719k.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-30T12:17:27","name":"Add partial support for R_BPF_64_NODLYD32 reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878r7k719k.fsf@redhat.com/mbox/"},{"id":159769,"url":"https://patchwork.plctlab.org/api/1.2/patches/159769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05210620-3cfc-d254-1e35-35a0bad179e7@suse.com/","msgid":"<05210620-3cfc-d254-1e35-35a0bad179e7@suse.com>","list_archive_url":null,"date":"2023-10-30T14:38:19","name":"gas: correct ignoring of C-style number suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05210620-3cfc-d254-1e35-35a0bad179e7@suse.com/mbox/"},{"id":159770,"url":"https://patchwork.plctlab.org/api/1.2/patches/159770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/50e0a967-2e23-5458-c617-c59182262f55@suse.com/","msgid":"<50e0a967-2e23-5458-c617-c59182262f55@suse.com>","list_archive_url":null,"date":"2023-10-30T14:40:42","name":"x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/50e0a967-2e23-5458-c617-c59182262f55@suse.com/mbox/"},{"id":159771,"url":"https://patchwork.plctlab.org/api/1.2/patches/159771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e21ec918-3a09-66a9-789d-d1ef5144aa81@suse.com/","msgid":"","list_archive_url":null,"date":"2023-10-30T14:46:12","name":"[1/4] RISC-V: make FLQ/FSQ macro-insns work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e21ec918-3a09-66a9-789d-d1ef5144aa81@suse.com/mbox/"},{"id":159772,"url":"https://patchwork.plctlab.org/api/1.2/patches/159772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com/","msgid":"<3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com>","list_archive_url":null,"date":"2023-10-30T14:46:40","name":"[2/4] RISC-V: add F- and D-extension testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com/mbox/"},{"id":159773,"url":"https://patchwork.plctlab.org/api/1.2/patches/159773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f730d726-3667-bb23-9e6f-fda9a8a6ee13@suse.com/","msgid":"","list_archive_url":null,"date":"2023-10-30T14:47:16","name":"[3/4] RISC-V: Lx/Sx macro insn tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f730d726-3667-bb23-9e6f-fda9a8a6ee13@suse.com/mbox/"},{"id":159774,"url":"https://patchwork.plctlab.org/api/1.2/patches/159774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com/","msgid":"<9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com>","list_archive_url":null,"date":"2023-10-30T14:47:49","name":"[4/4] RISC-V: reduce redundancy in load/store macro insn handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com/mbox/"},{"id":159782,"url":"https://patchwork.plctlab.org/api/1.2/patches/159782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030150212.21445-1-jose.marchesi@oracle.com/","msgid":"<20231030150212.21445-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-30T15:02:12","name":"gas: bpf: new test for MOV with C-like numbers ll suffix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030150212.21445-1-jose.marchesi@oracle.com/mbox/"},{"id":159813,"url":"https://patchwork.plctlab.org/api/1.2/patches/159813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-2-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:28","name":"[V2,01/10] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-2-indu.bhagat@oracle.com/mbox/"},{"id":159811,"url":"https://patchwork.plctlab.org/api/1.2/patches/159811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-3-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:29","name":"[V2,02/10] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-3-indu.bhagat@oracle.com/mbox/"},{"id":159812,"url":"https://patchwork.plctlab.org/api/1.2/patches/159812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-4-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:30","name":"[V2,03/10] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-4-indu.bhagat@oracle.com/mbox/"},{"id":159816,"url":"https://patchwork.plctlab.org/api/1.2/patches/159816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-5-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:31","name":"[V2,04/10] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-5-indu.bhagat@oracle.com/mbox/"},{"id":159817,"url":"https://patchwork.plctlab.org/api/1.2/patches/159817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-6-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:32","name":"[V2,05/10] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-6-indu.bhagat@oracle.com/mbox/"},{"id":159819,"url":"https://patchwork.plctlab.org/api/1.2/patches/159819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-7-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:33","name":"[V2,06/10] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-7-indu.bhagat@oracle.com/mbox/"},{"id":159820,"url":"https://patchwork.plctlab.org/api/1.2/patches/159820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-8-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:34","name":"[V2,07/10] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-8-indu.bhagat@oracle.com/mbox/"},{"id":159814,"url":"https://patchwork.plctlab.org/api/1.2/patches/159814/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-9-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:35","name":"[V2,08/10] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-9-indu.bhagat@oracle.com/mbox/"},{"id":159818,"url":"https://patchwork.plctlab.org/api/1.2/patches/159818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-10-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:36","name":"[V2,09/10] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-10-indu.bhagat@oracle.com/mbox/"},{"id":159815,"url":"https://patchwork.plctlab.org/api/1.2/patches/159815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-11-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:37","name":"[V2,10/10] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-11-indu.bhagat@oracle.com/mbox/"},{"id":159876,"url":"https://patchwork.plctlab.org/api/1.2/patches/159876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030210247.2379462-1-ruud.vanderpas@oracle.com/","msgid":"<20231030210247.2379462-1-ruud.vanderpas@oracle.com>","list_archive_url":null,"date":"2023-10-30T21:02:47","name":"gprofng: updated man pages and new man page for gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030210247.2379462-1-ruud.vanderpas@oracle.com/mbox/"},{"id":159921,"url":"https://patchwork.plctlab.org/api/1.2/patches/159921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031021410.1543517-1-lin1.hu@intel.com/","msgid":"<20231031021410.1543517-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-31T02:14:10","name":"[v6] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031021410.1543517-1-lin1.hu@intel.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-10/mbox/"},{"id":40,"url":"https://patchwork.plctlab.org/api/1.2/bundles/40/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":160293,"url":"https://patchwork.plctlab.org/api/1.2/patches/160293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com/","msgid":"<20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com>","list_archive_url":null,"date":"2023-10-31T17:39:19","name":"[Binutils] aarch64: Add support for Armv8.9-A and Armv9.4-A Architectures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com/mbox/"},{"id":160294,"url":"https://patchwork.plctlab.org/api/1.2/patches/160294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031173922.4836-1-liuyang22@iscas.ac.cn/","msgid":"<20231031173922.4836-1-liuyang22@iscas.ac.cn>","list_archive_url":null,"date":"2023-10-31T17:39:22","name":"gdb: RISC-V: Refine lr/sc sequence support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031173922.4836-1-liuyang22@iscas.ac.cn/mbox/"},{"id":160297,"url":"https://patchwork.plctlab.org/api/1.2/patches/160297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com/","msgid":"<77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com>","list_archive_url":null,"date":"2023-10-31T17:46:52","name":"[BINUTILS] aarch64: Add support for Check Feature Status Extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com/mbox/"},{"id":160298,"url":"https://patchwork.plctlab.org/api/1.2/patches/160298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1878c0d-87c3-a1f7-390a-d38ea089800b@arm.com/","msgid":"","list_archive_url":null,"date":"2023-10-31T17:49:05","name":"[1/3,Binutils] aarch64: Add support for GCS extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1878c0d-87c3-a1f7-390a-d38ea089800b@arm.com/mbox/"},{"id":160299,"url":"https://patchwork.plctlab.org/api/1.2/patches/160299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f4d533f7-795b-a626-4043-4983eceb1eca@arm.com/","msgid":"","list_archive_url":null,"date":"2023-10-31T17:51:19","name":"[2/3,Binutils] aarch64: Add support for GCSB DSYNC instruction.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f4d533f7-795b-a626-4043-4983eceb1eca@arm.com/mbox/"},{"id":160300,"url":"https://patchwork.plctlab.org/api/1.2/patches/160300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/204e389f-7daa-74e9-935c-7284e87b55fd@arm.com/","msgid":"<204e389f-7daa-74e9-935c-7284e87b55fd@arm.com>","list_archive_url":null,"date":"2023-10-31T17:52:53","name":"[3/3,Binutils] aarch64: Add GCS system registers.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/204e389f-7daa-74e9-935c-7284e87b55fd@arm.com/mbox/"},{"id":160313,"url":"https://patchwork.plctlab.org/api/1.2/patches/160313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031192727.1703711-1-vladimir.mezentsev@oracle.com/","msgid":"<20231031192727.1703711-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-31T19:27:27","name":"gprofng: remove dependency on help2man","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031192727.1703711-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":160818,"url":"https://patchwork.plctlab.org/api/1.2/patches/160818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87msvwxyt9.fsf@redhat.com/","msgid":"<87msvwxyt9.fsf@redhat.com>","list_archive_url":null,"date":"2023-11-02T09:57:22","name":"Commit: ld x86_64 tests: Accept x86-64-v3 as a needed ISA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87msvwxyt9.fsf@redhat.com/mbox/"},{"id":160831,"url":"https://patchwork.plctlab.org/api/1.2/patches/160831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-2-lili.cui@intel.com/","msgid":"<20231102112911.2372810-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:04","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-2-lili.cui@intel.com/mbox/"},{"id":160832,"url":"https://patchwork.plctlab.org/api/1.2/patches/160832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-3-lili.cui@intel.com/","msgid":"<20231102112911.2372810-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:05","name":"[2/8] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-3-lili.cui@intel.com/mbox/"},{"id":160833,"url":"https://patchwork.plctlab.org/api/1.2/patches/160833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-4-lili.cui@intel.com/","msgid":"<20231102112911.2372810-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:06","name":"[3/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-4-lili.cui@intel.com/mbox/"},{"id":160837,"url":"https://patchwork.plctlab.org/api/1.2/patches/160837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-5-lili.cui@intel.com/","msgid":"<20231102112911.2372810-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:07","name":"[4/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-5-lili.cui@intel.com/mbox/"},{"id":160839,"url":"https://patchwork.plctlab.org/api/1.2/patches/160839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-6-lili.cui@intel.com/","msgid":"<20231102112911.2372810-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:08","name":"[5/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-6-lili.cui@intel.com/mbox/"},{"id":160834,"url":"https://patchwork.plctlab.org/api/1.2/patches/160834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-7-lili.cui@intel.com/","msgid":"<20231102112911.2372810-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:09","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-7-lili.cui@intel.com/mbox/"},{"id":160835,"url":"https://patchwork.plctlab.org/api/1.2/patches/160835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-8-lili.cui@intel.com/","msgid":"<20231102112911.2372810-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:10","name":"[7/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-8-lili.cui@intel.com/mbox/"},{"id":160836,"url":"https://patchwork.plctlab.org/api/1.2/patches/160836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-9-lili.cui@intel.com/","msgid":"<20231102112911.2372810-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:11","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-9-lili.cui@intel.com/mbox/"},{"id":161265,"url":"https://patchwork.plctlab.org/api/1.2/patches/161265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c537178-d071-8554-4095-0f58874c59d5@suse.com/","msgid":"<2c537178-d071-8554-4095-0f58874c59d5@suse.com>","list_archive_url":null,"date":"2023-11-03T12:35:14","name":"[v2] x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c537178-d071-8554-4095-0f58874c59d5@suse.com/mbox/"},{"id":161275,"url":"https://patchwork.plctlab.org/api/1.2/patches/161275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com/","msgid":"<637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com>","list_archive_url":null,"date":"2023-11-03T12:56:53","name":"[1/2] RISC-V: disallow x0 with certain macro-insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com/mbox/"},{"id":161276,"url":"https://patchwork.plctlab.org/api/1.2/patches/161276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3b74bf8-da41-1016-2294-37d246d78ecb@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T12:57:23","name":"[2/2] RISC-V: reduce redundancy in sign/zero extension macro insn handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3b74bf8-da41-1016-2294-37d246d78ecb@suse.com/mbox/"},{"id":161277,"url":"https://patchwork.plctlab.org/api/1.2/patches/161277/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com/","msgid":"<05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com>","list_archive_url":null,"date":"2023-11-03T13:02:14","name":"x86: rework UWRMSR operand swapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com/mbox/"},{"id":161300,"url":"https://patchwork.plctlab.org/api/1.2/patches/161300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com/","msgid":"<8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-03T13:15:32","name":"[1/5] bfd: aarch64: Fix BTI stub optimization PR30957","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161294,"url":"https://patchwork.plctlab.org/api/1.2/patches/161294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com/","msgid":"<8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-03T13:15:38","name":"[2/5] bfd: aarch64: Fix broken BTI stub PR30930","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161293,"url":"https://patchwork.plctlab.org/api/1.2/patches/161293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cd8a8fb9234e743fc74e0f0125e8df71a904d1ab.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:44","name":"[3/5] bfd: aarch64: Fix leaks in case of BTI stub reuse","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cd8a8fb9234e743fc74e0f0125e8df71a904d1ab.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161295,"url":"https://patchwork.plctlab.org/api/1.2/patches/161295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f72f9d26fc9b104d375a77aefeb679af88b04d43.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:50","name":"[4/5] bfd: aarch64: Avoid BTI stub for a PLT that has BTI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f72f9d26fc9b104d375a77aefeb679af88b04d43.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161303,"url":"https://patchwork.plctlab.org/api/1.2/patches/161303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3d13aae87880260e293ea2a9b351f1232261a6e.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:56","name":"[5/5] ld: aarch64: Add BTI stub insertion test PR30930","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3d13aae87880260e293ea2a9b351f1232261a6e.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161371,"url":"https://patchwork.plctlab.org/api/1.2/patches/161371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/SJ0PR11MB56006942F1BEB2EF7BBF292C9EA5A@SJ0PR11MB5600.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T16:50:29","name":"[V2,3/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/SJ0PR11MB56006942F1BEB2EF7BBF292C9EA5A@SJ0PR11MB5600.namprd11.prod.outlook.com/mbox/"},{"id":161482,"url":"https://patchwork.plctlab.org/api/1.2/patches/161482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-2-tom@tromey.com/","msgid":"<20231103234355.2012158-2-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:25","name":"[v2,1/3] Make _bfd_error_buf static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-2-tom@tromey.com/mbox/"},{"id":161480,"url":"https://patchwork.plctlab.org/api/1.2/patches/161480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-3-tom@tromey.com/","msgid":"<20231103234355.2012158-3-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:26","name":"[v2,2/3] Make various error-related globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-3-tom@tromey.com/mbox/"},{"id":161481,"url":"https://patchwork.plctlab.org/api/1.2/patches/161481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-4-tom@tromey.com/","msgid":"<20231103234355.2012158-4-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:27","name":"[v2,3/3] Add minimal thread-safety to BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-4-tom@tromey.com/mbox/"},{"id":161483,"url":"https://patchwork.plctlab.org/api/1.2/patches/161483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-1-victor.donascimento@arm.com/","msgid":"<20231103235317.2080506-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-03T23:53:12","name":"[1/2] aarch64: Add THE system register support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-1-victor.donascimento@arm.com/mbox/"},{"id":161484,"url":"https://patchwork.plctlab.org/api/1.2/patches/161484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-2-victor.donascimento@arm.com/","msgid":"<20231103235317.2080506-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-03T23:53:13","name":"[2/2] aarch64: Add 128-bit system register flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-2-victor.donascimento@arm.com/mbox/"},{"id":161913,"url":"https://patchwork.plctlab.org/api/1.2/patches/161913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106094935.97856-1-nelson@rivosinc.com/","msgid":"<20231106094935.97856-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-11-06T09:49:34","name":"[committed] RISC-V: Moved out linker internal relocations after R_RISCV_max.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106094935.97856-1-nelson@rivosinc.com/mbox/"},{"id":161914,"url":"https://patchwork.plctlab.org/api/1.2/patches/161914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095034.97901-1-nelson@rivosinc.com/","msgid":"<20231106095034.97901-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-11-06T09:50:34","name":"[committed] RISC-V: Make sure rv32q conflict won'\''t affect the fp-q-insns-32 gas testcase.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095034.97901-1-nelson@rivosinc.com/mbox/"},{"id":161915,"url":"https://patchwork.plctlab.org/api/1.2/patches/161915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095152.824833-1-chigot@adacore.com/","msgid":"<20231106095152.824833-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-11-06T09:51:52","name":"ld: print branch fixups into the map file for ppc elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095152.824833-1-chigot@adacore.com/mbox/"},{"id":161985,"url":"https://patchwork.plctlab.org/api/1.2/patches/161985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35582f50-382d-5be1-ce93-764c4708fdc0@suse.com/","msgid":"<35582f50-382d-5be1-ce93-764c4708fdc0@suse.com>","list_archive_url":null,"date":"2023-11-06T12:13:44","name":"[1/2] x86-64: extend expected-size check in check_qword_reg()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35582f50-382d-5be1-ce93-764c4708fdc0@suse.com/mbox/"},{"id":161986,"url":"https://patchwork.plctlab.org/api/1.2/patches/161986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/270043e8-7c64-6551-e32d-9695db3c255b@suse.com/","msgid":"<270043e8-7c64-6551-e32d-9695db3c255b@suse.com>","list_archive_url":null,"date":"2023-11-06T12:14:13","name":"[2/2] x86: fold conditionals in check_long_reg()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/270043e8-7c64-6551-e32d-9695db3c255b@suse.com/mbox/"},{"id":162011,"url":"https://patchwork.plctlab.org/api/1.2/patches/162011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-2-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:46","name":"[1/3] aarch64: Add LSE128 instruction operand support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-2-victor.donascimento@arm.com/mbox/"},{"id":162010,"url":"https://patchwork.plctlab.org/api/1.2/patches/162010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-3-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-3-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:47","name":"[2/3] aarch64: Add arch support for LSE128 extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-3-victor.donascimento@arm.com/mbox/"},{"id":162012,"url":"https://patchwork.plctlab.org/api/1.2/patches/162012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-4-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-4-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:48","name":"[3/3] aarch64: Add LSE128 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-4-victor.donascimento@arm.com/mbox/"},{"id":162019,"url":"https://patchwork.plctlab.org/api/1.2/patches/162019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com/","msgid":"<1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com>","list_archive_url":null,"date":"2023-11-06T14:03:40","name":"[1/2] x86: conditionally hide object-format-specific functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com/mbox/"},{"id":162020,"url":"https://patchwork.plctlab.org/api/1.2/patches/162020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com/","msgid":"<9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com>","list_archive_url":null,"date":"2023-11-06T14:04:05","name":"[2/2] x86: use IS_ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com/mbox/"},{"id":162023,"url":"https://patchwork.plctlab.org/api/1.2/patches/162023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-1-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:53","name":"[1/3] aarch64: Add FEAT_SPECRES2 support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-1-andrea.corallo@arm.com/mbox/"},{"id":162021,"url":"https://patchwork.plctlab.org/api/1.2/patches/162021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-2-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-2-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:54","name":"[2/3] aarch64: Add FEAT_ECBHB support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-2-andrea.corallo@arm.com/mbox/"},{"id":162024,"url":"https://patchwork.plctlab.org/api/1.2/patches/162024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-3-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-3-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:55","name":"[3/3] aarch64: Add FEAT_ITE support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-3-andrea.corallo@arm.com/mbox/"},{"id":162022,"url":"https://patchwork.plctlab.org/api/1.2/patches/162022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com/","msgid":"<66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com>","list_archive_url":null,"date":"2023-11-06T14:05:20","name":"gas: S_GET_{NAME,SEGMENT}() don'\''t alter their input symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com/mbox/"},{"id":162030,"url":"https://patchwork.plctlab.org/api/1.2/patches/162030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com/","msgid":"<56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com>","list_archive_url":null,"date":"2023-11-06T14:22:12","name":"[1/2] x86: CPU-qualify {disp16} / {disp32}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com/mbox/"},{"id":162031,"url":"https://patchwork.plctlab.org/api/1.2/patches/162031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8725897-acbb-2376-2ac7-2401177bf55b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-06T14:22:48","name":"[2/2] x86: don'\''t allow pseudo-prefixes to be overridden by legacy suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8725897-acbb-2376-2ac7-2401177bf55b@suse.com/mbox/"},{"id":162204,"url":"https://patchwork.plctlab.org/api/1.2/patches/162204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-2-dmalcolm@redhat.com/","msgid":"<20231106222959.2707741-2-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-06T22:29:57","name":"[1/2] libdiagnostics: header and examples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-2-dmalcolm@redhat.com/mbox/"},{"id":162205,"url":"https://patchwork.plctlab.org/api/1.2/patches/162205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-4-dmalcolm@redhat.com/","msgid":"<20231106222959.2707741-4-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-06T22:29:59","name":"binutils: experimental use of libdiagnostics in gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-4-dmalcolm@redhat.com/mbox/"},{"id":162353,"url":"https://patchwork.plctlab.org/api/1.2/patches/162353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/048d0eab-244b-3ea4-454a-6162da91af6f@suse.com/","msgid":"<048d0eab-244b-3ea4-454a-6162da91af6f@suse.com>","list_archive_url":null,"date":"2023-11-07T09:34:13","name":"x86: Intel Core processors do not support CMPXCHG16B","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/048d0eab-244b-3ea4-454a-6162da91af6f@suse.com/mbox/"},{"id":162436,"url":"https://patchwork.plctlab.org/api/1.2/patches/162436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231107115211.1200468-1-mengqinggang@loongson.cn/","msgid":"<20231107115211.1200468-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-07T11:52:11","name":"LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231107115211.1200468-1-mengqinggang@loongson.cn/mbox/"},{"id":162453,"url":"https://patchwork.plctlab.org/api/1.2/patches/162453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf55192f-3dc7-7862-9434-75eab063768e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-07T13:07:46","name":"[v3,1/2] x86: Cpu64 handling improvements","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf55192f-3dc7-7862-9434-75eab063768e@suse.com/mbox/"},{"id":162454,"url":"https://patchwork.plctlab.org/api/1.2/patches/162454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com/","msgid":"<0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com>","list_archive_url":null,"date":"2023-11-07T13:08:27","name":"[v3,2/2] x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com/mbox/"},{"id":162674,"url":"https://patchwork.plctlab.org/api/1.2/patches/162674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com/","msgid":"<6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com>","list_archive_url":null,"date":"2023-11-07T16:35:07","name":"[v3,3/2] x86: do away with is_evex_encoding()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com/mbox/"},{"id":162678,"url":"https://patchwork.plctlab.org/api/1.2/patches/162678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071650430.15233@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-11-07T16:51:22","name":"ld: Avoid overflows in string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071650430.15233@wotan.suse.de/mbox/"},{"id":162679,"url":"https://patchwork.plctlab.org/api/1.2/patches/162679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071651280.15233@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-11-07T16:51:39","name":"bfd: use less memory in string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071651280.15233@wotan.suse.de/mbox/"},{"id":163401,"url":"https://patchwork.plctlab.org/api/1.2/patches/163401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109134413.3536899-1-victor.donascimento@arm.com/","msgid":"<20231109134413.3536899-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-09T13:43:56","name":"aarch64: Fix error in THE system register checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109134413.3536899-1-victor.donascimento@arm.com/mbox/"},{"id":163408,"url":"https://patchwork.plctlab.org/api/1.2/patches/163408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109150127.3022784-1-szabolcs.nagy@arm.com/","msgid":"<20231109150127.3022784-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-09T15:01:27","name":"[committed] ld: aarch64: Use lp64 abi in recent BTI stub tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109150127.3022784-1-szabolcs.nagy@arm.com/mbox/"},{"id":163460,"url":"https://patchwork.plctlab.org/api/1.2/patches/163460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae7fe07-e056-c69c-5552-b6d1a02fab7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-09T15:58:24","name":"x86: improve a few diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae7fe07-e056-c69c-5552-b6d1a02fab7c@suse.com/mbox/"},{"id":163773,"url":"https://patchwork.plctlab.org/api/1.2/patches/163773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110055812.496489-1-yunqiang.su@cipunited.com/","msgid":"<20231110055812.496489-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T05:58:12","name":"[v5] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110055812.496489-1-yunqiang.su@cipunited.com/mbox/"},{"id":163774,"url":"https://patchwork.plctlab.org/api/1.2/patches/163774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110060133.496600-1-yunqiang.su@cipunited.com/","msgid":"<20231110060133.496600-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:01:33","name":"[v3] GAS/MIPS: Add mips16-e-irix.d testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110060133.496600-1-yunqiang.su@cipunited.com/mbox/"},{"id":163796,"url":"https://patchwork.plctlab.org/api/1.2/patches/163796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-2-yunqiang.su@cipunited.com/","msgid":"<20231110065344.684877-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:53:43","name":"[v4,1/2] GAS/MIPS: Convert module-defer-warn2 to .d format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-2-yunqiang.su@cipunited.com/mbox/"},{"id":163792,"url":"https://patchwork.plctlab.org/api/1.2/patches/163792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-3-yunqiang.su@cipunited.com/","msgid":"<20231110065344.684877-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:53:44","name":"[v4,2/2] GAS/MIPS: Add module-defer-warn2-r2 testcase for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-3-yunqiang.su@cipunited.com/mbox/"},{"id":163779,"url":"https://patchwork.plctlab.org/api/1.2/patches/163779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110071759.1640-1-jinma@linux.alibaba.com/","msgid":"<20231110071759.1640-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:17:59","name":"[01/12] RISC-V: Add T-Head VECTOR vendor extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110071759.1640-1-jinma@linux.alibaba.com/mbox/"},{"id":163780,"url":"https://patchwork.plctlab.org/api/1.2/patches/163780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072015.1684-1-jinma@linux.alibaba.com/","msgid":"<20231110072015.1684-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:20:15","name":"[02/12] RISC-V: Add CSRs for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072015.1684-1-jinma@linux.alibaba.com/mbox/"},{"id":163781,"url":"https://patchwork.plctlab.org/api/1.2/patches/163781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072334.1782-1-jinma@linux.alibaba.com/","msgid":"<20231110072334.1782-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:23:33","name":"[04/12] RISC-V: Add load/store instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072334.1782-1-jinma@linux.alibaba.com/mbox/"},{"id":163782,"url":"https://patchwork.plctlab.org/api/1.2/patches/163782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072459.1826-1-jinma@linux.alibaba.com/","msgid":"<20231110072459.1826-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:24:59","name":"[05/12] RISC-V: Add the sub-extension \"XTheadZvlsseg\" for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072459.1826-1-jinma@linux.alibaba.com/mbox/"},{"id":163783,"url":"https://patchwork.plctlab.org/api/1.2/patches/163783/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073118.1917-1-jinma@linux.alibaba.com/","msgid":"<20231110073118.1917-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:31:18","name":"[07/12] RISC-V: Add integer arithmetic instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073118.1917-1-jinma@linux.alibaba.com/mbox/"},{"id":163784,"url":"https://patchwork.plctlab.org/api/1.2/patches/163784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073156.1961-1-jinma@linux.alibaba.com/","msgid":"<20231110073156.1961-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:31:56","name":"[08/12] RISC-V: Add fixed-point arithmetic instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073156.1961-1-jinma@linux.alibaba.com/mbox/"},{"id":163785,"url":"https://patchwork.plctlab.org/api/1.2/patches/163785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073337.2049-1-jinma@linux.alibaba.com/","msgid":"<20231110073337.2049-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:33:37","name":"[10/12] RISC-V: Add reductions instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073337.2049-1-jinma@linux.alibaba.com/mbox/"},{"id":163786,"url":"https://patchwork.plctlab.org/api/1.2/patches/163786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073435.2098-1-jinma@linux.alibaba.com/","msgid":"<20231110073435.2098-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:34:35","name":"[11/12] RISC-V: Add vector mask instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073435.2098-1-jinma@linux.alibaba.com/mbox/"},{"id":163787,"url":"https://patchwork.plctlab.org/api/1.2/patches/163787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073514.2142-1-jinma@linux.alibaba.com/","msgid":"<20231110073514.2142-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:35:14","name":"[12/12] RISC-V: Add vector permutation instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073514.2142-1-jinma@linux.alibaba.com/mbox/"},{"id":164352,"url":"https://patchwork.plctlab.org/api/1.2/patches/164352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-4-yunqiang.su@cipunited.com/","msgid":"<20231113050549.702494-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T05:05:48","name":"[v5,3/4] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-4-yunqiang.su@cipunited.com/mbox/"},{"id":164365,"url":"https://patchwork.plctlab.org/api/1.2/patches/164365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-5-yunqiang.su@cipunited.com/","msgid":"<20231113050549.702494-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T05:05:49","name":"[v5,4/4] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-5-yunqiang.su@cipunited.com/mbox/"},{"id":164392,"url":"https://patchwork.plctlab.org/api/1.2/patches/164392/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113095458.1066529-1-yunqiang.su@cipunited.com/","msgid":"<20231113095458.1066529-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T09:54:58","name":"MIPS: Fix binutils-all tests for r6 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113095458.1066529-1-yunqiang.su@cipunited.com/mbox/"},{"id":164401,"url":"https://patchwork.plctlab.org/api/1.2/patches/164401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113104348.90526-1-nick.alcock@oracle.com/","msgid":"<20231113104348.90526-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-11-13T10:43:48","name":"libctf: adding CU mappings should be idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113104348.90526-1-nick.alcock@oracle.com/mbox/"},{"id":164444,"url":"https://patchwork.plctlab.org/api/1.2/patches/164444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-2-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:23","name":"[1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-2-mary.bennett@embecosm.com/mbox/"},{"id":164445,"url":"https://patchwork.plctlab.org/api/1.2/patches/164445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-3-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:24","name":"[2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-3-mary.bennett@embecosm.com/mbox/"},{"id":164446,"url":"https://patchwork.plctlab.org/api/1.2/patches/164446/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-4-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:25","name":"[3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-4-mary.bennett@embecosm.com/mbox/"},{"id":164699,"url":"https://patchwork.plctlab.org/api/1.2/patches/164699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114012809.466953-1-cailulu@loongson.cn/","msgid":"<20231114012809.466953-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-11-14T01:28:09","name":"LoongArch: fix internal error when gas handling unsupported relocation type name.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114012809.466953-1-cailulu@loongson.cn/mbox/"},{"id":164706,"url":"https://patchwork.plctlab.org/api/1.2/patches/164706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114025856.863065-1-lin1.hu@intel.com/","msgid":"<20231114025856.863065-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-11-14T02:58:56","name":"[1/2] Reorder APX insns in i386.tbl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114025856.863065-1-lin1.hu@intel.com/mbox/"},{"id":164737,"url":"https://patchwork.plctlab.org/api/1.2/patches/164737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114062201.1499958-1-yunqiang.su@cipunited.com/","msgid":"<20231114062201.1499958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-14T06:22:01","name":"GAS/MIPS: add \"--defsym r6=\" for default when it'\''s r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114062201.1499958-1-yunqiang.su@cipunited.com/mbox/"},{"id":164801,"url":"https://patchwork.plctlab.org/api/1.2/patches/164801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114100305.1501344-1-yunqiang.su@cipunited.com/","msgid":"<20231114100305.1501344-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-14T10:03:05","name":"MIPS: Fix Irix gas testcases about pdr section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114100305.1501344-1-yunqiang.su@cipunited.com/mbox/"},{"id":165041,"url":"https://patchwork.plctlab.org/api/1.2/patches/165041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-2-david.faust@oracle.com/","msgid":"<20231114175805.7783-2-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-14T17:58:04","name":"[1/2] gas: add symbol_table_remove","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-2-david.faust@oracle.com/mbox/"},{"id":165042,"url":"https://patchwork.plctlab.org/api/1.2/patches/165042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-3-david.faust@oracle.com/","msgid":"<20231114175805.7783-3-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-14T17:58:05","name":"[2/2] bpf: remove symbols created during failed parse","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-3-david.faust@oracle.com/mbox/"},{"id":165143,"url":"https://patchwork.plctlab.org/api/1.2/patches/165143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115025925.2891038-1-lin1.hu@intel.com/","msgid":"<20231115025925.2891038-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-11-15T02:59:25","name":"[v3] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115025925.2891038-1-lin1.hu@intel.com/mbox/"},{"id":165382,"url":"https://patchwork.plctlab.org/api/1.2/patches/165382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115134650.567742-1-sam@gentoo.org/","msgid":"<20231115134650.567742-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-11-15T13:46:49","name":"[COMMITTED] Finalized intl-update patches (deux)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115134650.567742-1-sam@gentoo.org/mbox/"},{"id":165442,"url":"https://patchwork.plctlab.org/api/1.2/patches/165442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115151806.2556428-1-sam@gentoo.org/","msgid":"<20231115151806.2556428-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-11-15T15:18:05","name":"[COMMITTED] Finalized intl-update patches (trois)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115151806.2556428-1-sam@gentoo.org/mbox/"},{"id":165703,"url":"https://patchwork.plctlab.org/api/1.2/patches/165703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-2-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:02","name":"[v1,1/6] LoongArch: Fix ld --no-relax bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-2-mengqinggang@loongson.cn/mbox/"},{"id":165705,"url":"https://patchwork.plctlab.org/api/1.2/patches/165705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-3-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:03","name":"[v1,2/6] LoongArch: Directly delete relaxed instuctions in first relaxation pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-3-mengqinggang@loongson.cn/mbox/"},{"id":165704,"url":"https://patchwork.plctlab.org/api/1.2/patches/165704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-4-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:04","name":"[v1,3/6] LoongArch: Multiple relax_trip in one relax_pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-4-mengqinggang@loongson.cn/mbox/"},{"id":165706,"url":"https://patchwork.plctlab.org/api/1.2/patches/165706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-6-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:06","name":"[v1,5/6] LoongArch: Modify link_info.relax_pass from 3 to 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-6-mengqinggang@loongson.cn/mbox/"},{"id":165772,"url":"https://patchwork.plctlab.org/api/1.2/patches/165772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com/","msgid":"<8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com>","list_archive_url":null,"date":"2023-11-16T11:28:24","name":"[2/5,BINUTILS] aarch64: Add features to the Statistical Profiling Extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com/mbox/"},{"id":165773,"url":"https://patchwork.plctlab.org/api/1.2/patches/165773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com/","msgid":"<122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com>","list_archive_url":null,"date":"2023-11-16T11:31:19","name":"[3/5,BINUTILS] aarch64: Add support to new features in RAS extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com/mbox/"},{"id":165774,"url":"https://patchwork.plctlab.org/api/1.2/patches/165774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com/","msgid":"<82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com>","list_archive_url":null,"date":"2023-11-16T11:38:03","name":"[4/5,BINUTILS] aarch64: Add new AT system instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com/mbox/"},{"id":165777,"url":"https://patchwork.plctlab.org/api/1.2/patches/165777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com/","msgid":"<07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com>","list_archive_url":null,"date":"2023-11-16T11:43:59","name":"[BINUTILS] aarch64: Add ite feature system registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com/mbox/"},{"id":165962,"url":"https://patchwork.plctlab.org/api/1.2/patches/165962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com/","msgid":"<82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com>","list_archive_url":null,"date":"2023-11-16T23:35:57","name":"Fix read_ranges for 32-bit long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com/mbox/"},{"id":165989,"url":"https://patchwork.plctlab.org/api/1.2/patches/165989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117062053.1873-1-jinma@linux.alibaba.com/","msgid":"<20231117062053.1873-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-17T06:20:53","name":"RISC-V: Fix the wrong encoding and operand of the XTheadFmv extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117062053.1873-1-jinma@linux.alibaba.com/mbox/"},{"id":166287,"url":"https://patchwork.plctlab.org/api/1.2/patches/166287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117185428.10823-1-david.faust@oracle.com/","msgid":"<20231117185428.10823-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-17T18:54:28","name":"[v2] bpf: avoid creating wrong symbols while parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117185428.10823-1-david.faust@oracle.com/mbox/"},{"id":166587,"url":"https://patchwork.plctlab.org/api/1.2/patches/166587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231118172147.23338-1-jose.marchesi@oracle.com/","msgid":"<20231118172147.23338-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-18T17:21:47","name":"[COMMITED] gas: bpf: do not allow referring to register names as symbols in operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231118172147.23338-1-jose.marchesi@oracle.com/mbox/"},{"id":166953,"url":"https://patchwork.plctlab.org/api/1.2/patches/166953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120070642.1250737-1-jiawei@iscas.ac.cn/","msgid":"<20231120070642.1250737-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-11-20T07:06:41","name":"[v3,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120070642.1250737-1-jiawei@iscas.ac.cn/mbox/"},{"id":166968,"url":"https://patchwork.plctlab.org/api/1.2/patches/166968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com/","msgid":"<4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com>","list_archive_url":null,"date":"2023-11-20T08:03:15","name":"x86: also prefer VEX encoding over EVEX one for VCVTNEPS2BF16 when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com/mbox/"},{"id":166969,"url":"https://patchwork.plctlab.org/api/1.2/patches/166969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/665887a6-44f2-44a7-91e5-e8194db11758@suse.com/","msgid":"<665887a6-44f2-44a7-91e5-e8194db11758@suse.com>","list_archive_url":null,"date":"2023-11-20T08:06:41","name":"x86: shrink opcode sets table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/665887a6-44f2-44a7-91e5-e8194db11758@suse.com/mbox/"},{"id":167160,"url":"https://patchwork.plctlab.org/api/1.2/patches/167160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-2-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:30","name":"[1/6] s390: Position independent verification of relative addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-2-jremus@linux.ibm.com/mbox/"},{"id":167161,"url":"https://patchwork.plctlab.org/api/1.2/patches/167161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-3-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:31","name":"[2/6] s390: Add brasl edge test cases from ESA to z/Architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-3-jremus@linux.ibm.com/mbox/"},{"id":167162,"url":"https://patchwork.plctlab.org/api/1.2/patches/167162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-4-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:32","name":"[3/6] s390: Make operand table indices relative to each other","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-4-jremus@linux.ibm.com/mbox/"},{"id":167163,"url":"https://patchwork.plctlab.org/api/1.2/patches/167163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-5-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:33","name":"[4/6] s390: Align optional operand definition to specs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-5-jremus@linux.ibm.com/mbox/"},{"id":167159,"url":"https://patchwork.plctlab.org/api/1.2/patches/167159/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-6-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:34","name":"[5/6] s390: Add missing extended mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-6-jremus@linux.ibm.com/mbox/"},{"id":167164,"url":"https://patchwork.plctlab.org/api/1.2/patches/167164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-7-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:35","name":"[6/6] s390: Correct prno instruction name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-7-jremus@linux.ibm.com/mbox/"},{"id":167257,"url":"https://patchwork.plctlab.org/api/1.2/patches/167257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120163353.1488312-1-tom@tromey.com/","msgid":"<20231120163353.1488312-1-tom@tromey.com>","list_archive_url":null,"date":"2023-11-20T16:33:53","name":"[pushed] Restore .gdb_index v9 display in readelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120163353.1488312-1-tom@tromey.com/mbox/"},{"id":167504,"url":"https://patchwork.plctlab.org/api/1.2/patches/167504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121061113.1084-1-zengxiao@eswincomputing.com/","msgid":"<20231121061113.1084-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-21T06:11:13","name":"RISC-V: Update '\''Zfa'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121061113.1084-1-zengxiao@eswincomputing.com/mbox/"},{"id":167747,"url":"https://patchwork.plctlab.org/api/1.2/patches/167747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121134012.GA21972@lug-owl.de/","msgid":"<20231121134012.GA21972@lug-owl.de>","list_archive_url":null,"date":"2023-11-21T13:40:12","name":"PPC + ARC: Fix calloc() call","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121134012.GA21972@lug-owl.de/mbox/"},{"id":167857,"url":"https://patchwork.plctlab.org/api/1.2/patches/167857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121173447.29928-1-cupertino.miranda@oracle.com/","msgid":"<20231121173447.29928-1-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-11-21T17:34:47","name":"bpf: Fixed register parsing disambiguating with possible symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121173447.29928-1-cupertino.miranda@oracle.com/mbox/"},{"id":168008,"url":"https://patchwork.plctlab.org/api/1.2/patches/168008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-3-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-3-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:15","name":"[2/5] libdiagnostics v2: work-in-progress implementation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-3-dmalcolm@redhat.com/mbox/"},{"id":168006,"url":"https://patchwork.plctlab.org/api/1.2/patches/168006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-4-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-4-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:16","name":"[3/5] libdiagnostics v2: add C++ wrapper API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-4-dmalcolm@redhat.com/mbox/"},{"id":168009,"url":"https://patchwork.plctlab.org/api/1.2/patches/168009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-5-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-5-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:17","name":"[4/5] diagnostics: add diagnostic_context::get_location_text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-5-dmalcolm@redhat.com/mbox/"},{"id":168057,"url":"https://patchwork.plctlab.org/api/1.2/patches/168057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122013511.46088-1-patrick@rivosinc.com/","msgid":"<20231122013511.46088-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-22T01:35:11","name":"RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122013511.46088-1-patrick@rivosinc.com/mbox/"},{"id":168111,"url":"https://patchwork.plctlab.org/api/1.2/patches/168111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063716.1178790-1-yunqiang.su@cipunited.com/","msgid":"<20231122063716.1178790-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T06:37:16","name":"MIPS/GAS: Fix test failures due to jr encoding changes on r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063716.1178790-1-yunqiang.su@cipunited.com/mbox/"},{"id":168112,"url":"https://patchwork.plctlab.org/api/1.2/patches/168112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063929.1178834-1-yunqiang.su@cipunited.com/","msgid":"<20231122063929.1178834-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T06:39:29","name":"MIPS/GAS: Use addiu instead of addi in test elf-rel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063929.1178834-1-yunqiang.su@cipunited.com/mbox/"},{"id":168182,"url":"https://patchwork.plctlab.org/api/1.2/patches/168182/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122090547.1434920-1-yunqiang.su@cipunited.com/","msgid":"<20231122090547.1434920-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T09:05:47","name":"MIPS/GAS: Set MSA info in .gnu_attribute section if used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122090547.1434920-1-yunqiang.su@cipunited.com/mbox/"},{"id":168412,"url":"https://patchwork.plctlab.org/api/1.2/patches/168412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj42yS7VxtmYrwkTN+6BZ2Kj9+Ztw2rdrUgWhByPaLc5AA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-11-22T15:25:14","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for the '\''Zimop'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj42yS7VxtmYrwkTN+6BZ2Kj9+Ztw2rdrUgWhByPaLc5AA@mail.gmail.com/mbox/"},{"id":168424,"url":"https://patchwork.plctlab.org/api/1.2/patches/168424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160643.1326583-1-jremus@linux.ibm.com/","msgid":"<20231122160643.1326583-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-22T16:06:43","name":"[v2,4/6] s390: Align optional operand definition to specs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160643.1326583-1-jremus@linux.ibm.com/mbox/"},{"id":168425,"url":"https://patchwork.plctlab.org/api/1.2/patches/168425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160752.1351106-1-jremus@linux.ibm.com/","msgid":"<20231122160752.1351106-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-22T16:07:52","name":"[v2,5/6] s390: Add missing extended mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160752.1351106-1-jremus@linux.ibm.com/mbox/"},{"id":168729,"url":"https://patchwork.plctlab.org/api/1.2/patches/168729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231123064006.96381-1-lifang_xia@linux.alibaba.com/","msgid":"<20231123064006.96381-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-23T06:40:06","name":"RISCV: Do fixup for local symbols while with \"-mno-relax\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231123064006.96381-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":169218,"url":"https://patchwork.plctlab.org/api/1.2/patches/169218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124063512.2055623-1-yunqiang.su@cipunited.com/","msgid":"<20231124063512.2055623-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-24T06:35:12","name":"MIPS/GAS: Add -march=loongson2f to loongson-2f-3 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124063512.2055623-1-yunqiang.su@cipunited.com/mbox/"},{"id":169222,"url":"https://patchwork.plctlab.org/api/1.2/patches/169222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-1-lili.cui@intel.com/","msgid":"<20231124070213.3886483-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:05","name":"[1/9] Make const_1_mode print $1 in AT&T syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-1-lili.cui@intel.com/mbox/"},{"id":169223,"url":"https://patchwork.plctlab.org/api/1.2/patches/169223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-2-lili.cui@intel.com/","msgid":"<20231124070213.3886483-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:06","name":"[v3,2/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-2-lili.cui@intel.com/mbox/"},{"id":169221,"url":"https://patchwork.plctlab.org/api/1.2/patches/169221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-3-lili.cui@intel.com/","msgid":"<20231124070213.3886483-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:07","name":"[v3,3/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-3-lili.cui@intel.com/mbox/"},{"id":169228,"url":"https://patchwork.plctlab.org/api/1.2/patches/169228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-4-lili.cui@intel.com/","msgid":"<20231124070213.3886483-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:08","name":"[v3,4/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-4-lili.cui@intel.com/mbox/"},{"id":169225,"url":"https://patchwork.plctlab.org/api/1.2/patches/169225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-5-lili.cui@intel.com/","msgid":"<20231124070213.3886483-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:09","name":"[v3,5/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-5-lili.cui@intel.com/mbox/"},{"id":169226,"url":"https://patchwork.plctlab.org/api/1.2/patches/169226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-6-lili.cui@intel.com/","msgid":"<20231124070213.3886483-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:10","name":"[v3,6/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-6-lili.cui@intel.com/mbox/"},{"id":169224,"url":"https://patchwork.plctlab.org/api/1.2/patches/169224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-7-lili.cui@intel.com/","msgid":"<20231124070213.3886483-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:11","name":"[v3,7/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-7-lili.cui@intel.com/mbox/"},{"id":169314,"url":"https://patchwork.plctlab.org/api/1.2/patches/169314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-8-lili.cui@intel.com/","msgid":"<20231124070213.3886483-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:12","name":"[v3,8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-8-lili.cui@intel.com/mbox/"},{"id":169227,"url":"https://patchwork.plctlab.org/api/1.2/patches/169227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-9-lili.cui@intel.com/","msgid":"<20231124070213.3886483-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:13","name":"[v3,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-9-lili.cui@intel.com/mbox/"},{"id":169239,"url":"https://patchwork.plctlab.org/api/1.2/patches/169239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124074655.14109-1-kito.cheng@sifive.com/","msgid":"<20231124074655.14109-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-11-24T07:46:56","name":"RISC-V: Add SiFive custom vector coprocessor interface instructions v1.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124074655.14109-1-kito.cheng@sifive.com/mbox/"},{"id":169274,"url":"https://patchwork.plctlab.org/api/1.2/patches/169274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875y1rh8s6.fsf@redhat.com/","msgid":"<875y1rh8s6.fsf@redhat.com>","list_archive_url":null,"date":"2023-11-24T08:09:45","name":"Commit: Fix building s390 target with clang","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875y1rh8s6.fsf@redhat.com/mbox/"},{"id":169308,"url":"https://patchwork.plctlab.org/api/1.2/patches/169308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124085512.1812516-1-yunqiang.su@cipunited.com/","msgid":"<20231124085512.1812516-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-24T08:55:12","name":"MIPS/GAS: mips.exp, mark all mipsisa32*-linux as addr32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124085512.1812516-1-yunqiang.su@cipunited.com/mbox/"},{"id":169310,"url":"https://patchwork.plctlab.org/api/1.2/patches/169310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com/","msgid":"<94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com>","list_archive_url":null,"date":"2023-11-24T09:03:26","name":"[1/6] x86: last-insn recording should be per-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com/mbox/"},{"id":169311,"url":"https://patchwork.plctlab.org/api/1.2/patches/169311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com/","msgid":"<1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com>","list_archive_url":null,"date":"2023-11-24T09:03:50","name":"[2/6] x86: suppress optimization after potential non-insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com/mbox/"},{"id":169312,"url":"https://patchwork.plctlab.org/api/1.2/patches/169312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com/","msgid":"<8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com>","list_archive_url":null,"date":"2023-11-24T09:04:17","name":"[3/6] gas: no md_cons_align() for .nop{,s}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com/mbox/"},{"id":169313,"url":"https://patchwork.plctlab.org/api/1.2/patches/169313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e39d06fb-e0e9-4525-a9ed-290907875b8e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-24T09:05:03","name":"[4/6] x86: i386_cons_align() badly affects diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e39d06fb-e0e9-4525-a9ed-290907875b8e@suse.com/mbox/"},{"id":169315,"url":"https://patchwork.plctlab.org/api/1.2/patches/169315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6186c042-e778-470f-a995-1522aca041ea@suse.com/","msgid":"<6186c042-e778-470f-a995-1522aca041ea@suse.com>","list_archive_url":null,"date":"2023-11-24T09:05:31","name":"[5/6] x86: adjust NOP generation after potential non-insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6186c042-e778-470f-a995-1522aca041ea@suse.com/mbox/"},{"id":169316,"url":"https://patchwork.plctlab.org/api/1.2/patches/169316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c3ac7781-313d-4c21-b855-078f994ce6cd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-24T09:06:18","name":"[6/6] gas: drop unused fields from struct segment_info_struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c3ac7781-313d-4c21-b855-078f994ce6cd@suse.com/mbox/"},{"id":169323,"url":"https://patchwork.plctlab.org/api/1.2/patches/169323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com/","msgid":"<90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com>","list_archive_url":null,"date":"2023-11-24T09:18:13","name":"x86: allow 32-bit reg to be used with U{RD,WR}MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com/mbox/"},{"id":169404,"url":"https://patchwork.plctlab.org/api/1.2/patches/169404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com/","msgid":"<2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com>","list_archive_url":null,"date":"2023-11-24T12:39:47","name":"[Binutils] AArch64: Enable Debug (FEAT_DEBUGv8p9) extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com/mbox/"},{"id":169411,"url":"https://patchwork.plctlab.org/api/1.2/patches/169411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com/","msgid":"<46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com>","list_archive_url":null,"date":"2023-11-24T13:16:52","name":"[RFC] gas: correct .bss documentation for non-ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com/mbox/"},{"id":169759,"url":"https://patchwork.plctlab.org/api/1.2/patches/169759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZWIwAD8aosBVZqGk@tucnak/","msgid":"","list_archive_url":null,"date":"2023-11-25T17:33:52","name":"libiberty, ld: Use x86 HW optimized sha1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZWIwAD8aosBVZqGk@tucnak/mbox/"},{"id":169951,"url":"https://patchwork.plctlab.org/api/1.2/patches/169951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024107.20028-1-zengxiao@eswincomputing.com/","msgid":"<20231127024107.20028-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-27T02:41:07","name":"RISC-V: Imply '\''Zicsr'\'' from '\''Zicntr'\'' and '\''Zihpm'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024107.20028-1-zengxiao@eswincomputing.com/mbox/"},{"id":169952,"url":"https://patchwork.plctlab.org/api/1.2/patches/169952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024850.22977-1-zengxiao@eswincomputing.com/","msgid":"<20231127024850.22977-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-27T02:48:50","name":"[v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024850.22977-1-zengxiao@eswincomputing.com/mbox/"},{"id":170052,"url":"https://patchwork.plctlab.org/api/1.2/patches/170052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-2-haochen.jiang@intel.com/","msgid":"<20231127084333.236234-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-11-27T08:43:32","name":"[1/2] testsuite: Clean up #as in dump file for i386 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-2-haochen.jiang@intel.com/mbox/"},{"id":170051,"url":"https://patchwork.plctlab.org/api/1.2/patches/170051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-3-haochen.jiang@intel.com/","msgid":"<20231127084333.236234-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-11-27T08:43:33","name":"[2/2] testsuite: Clean up .allow_index_reg in i386 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-3-haochen.jiang@intel.com/mbox/"},{"id":170108,"url":"https://patchwork.plctlab.org/api/1.2/patches/170108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127123106.3600817-1-lili.cui@intel.com/","msgid":"<20231127123106.3600817-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-27T12:31:06","name":"Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127123106.3600817-1-lili.cui@intel.com/mbox/"},{"id":170525,"url":"https://patchwork.plctlab.org/api/1.2/patches/170525/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128035615.1496147-1-mengqinggang@loongson.cn/","msgid":"<20231128035615.1496147-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-28T03:56:15","name":"LoongArch: Add R_LARCH_ALIGN_MAX relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128035615.1496147-1-mengqinggang@loongson.cn/mbox/"},{"id":170554,"url":"https://patchwork.plctlab.org/api/1.2/patches/170554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128060336.1463662-1-jiawei@iscas.ac.cn/","msgid":"<20231128060336.1463662-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-11-28T06:03:36","name":"RISC-V: Supports Zcmt extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128060336.1463662-1-jiawei@iscas.ac.cn/mbox/"},{"id":170636,"url":"https://patchwork.plctlab.org/api/1.2/patches/170636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-3-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:02","name":"[v3,2/9] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-3-ishitatsuyuki@gmail.com/mbox/"},{"id":170634,"url":"https://patchwork.plctlab.org/api/1.2/patches/170634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-4-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:03","name":"[v3,3/9] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-4-ishitatsuyuki@gmail.com/mbox/"},{"id":170736,"url":"https://patchwork.plctlab.org/api/1.2/patches/170736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-5-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:04","name":"[v3,4/9] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-5-ishitatsuyuki@gmail.com/mbox/"},{"id":170776,"url":"https://patchwork.plctlab.org/api/1.2/patches/170776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-6-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:05","name":"[v3,5/9] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-6-ishitatsuyuki@gmail.com/mbox/"},{"id":170796,"url":"https://patchwork.plctlab.org/api/1.2/patches/170796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128140525.29734-1-jose.marchesi@oracle.com/","msgid":"<20231128140525.29734-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-28T14:05:25","name":"[COMMITTED] gas: change meaning of ; in the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128140525.29734-1-jose.marchesi@oracle.com/mbox/"},{"id":170930,"url":"https://patchwork.plctlab.org/api/1.2/patches/170930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128195809.1299822-1-vladimir.mezentsev@oracle.com/","msgid":"<20231128195809.1299822-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-11-28T19:58:09","name":"gprofng: updated man pages and user guide","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128195809.1299822-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":171371,"url":"https://patchwork.plctlab.org/api/1.2/patches/171371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydda5qwwszr.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-11-29T14:10:00","name":"libiberty: Disable hwcaps for sha1.o","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydda5qwwszr.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":171566,"url":"https://patchwork.plctlab.org/api/1.2/patches/171566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129204434.2880380-1-jremus@linux.ibm.com/","msgid":"<20231129204434.2880380-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-29T20:44:34","name":"s390: Support for jump visualization in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129204434.2880380-1-jremus@linux.ibm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-11/mbox/"},{"id":45,"url":"https://patchwork.plctlab.org/api/1.2/bundles/45/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":171648,"url":"https://patchwork.plctlab.org/api/1.2/patches/171648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129224213.1345331-1-patrick@rivosinc.com/","msgid":"<20231129224213.1345331-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-29T22:42:13","name":"[v2] RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129224213.1345331-1-patrick@rivosinc.com/mbox/"},{"id":171728,"url":"https://patchwork.plctlab.org/api/1.2/patches/171728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130035520.1369012-1-patrick@rivosinc.com/","msgid":"<20231130035520.1369012-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-30T03:55:20","name":"[v3] RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130035520.1369012-1-patrick@rivosinc.com/mbox/"},{"id":171760,"url":"https://patchwork.plctlab.org/api/1.2/patches/171760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130075028.18699-1-jose.marchesi@oracle.com/","msgid":"<20231130075028.18699-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-30T07:50:28","name":"[COMMITTED] gas: support double-slash line comments in BPF assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130075028.18699-1-jose.marchesi@oracle.com/mbox/"},{"id":171830,"url":"https://patchwork.plctlab.org/api/1.2/patches/171830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-2-mengqinggang@loongson.cn/","msgid":"<20231130111328.3236602-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-30T11:13:27","name":"[v1,1/2] LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-2-mengqinggang@loongson.cn/mbox/"},{"id":171831,"url":"https://patchwork.plctlab.org/api/1.2/patches/171831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-3-mengqinggang@loongson.cn/","msgid":"<20231130111328.3236602-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-30T11:13:28","name":"[v1,2/2] LoongArch: Add call and tail pseudo instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-3-mengqinggang@loongson.cn/mbox/"},{"id":172223,"url":"https://patchwork.plctlab.org/api/1.2/patches/172223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201024739.1401739-1-patrick@rivosinc.com/","msgid":"<20231201024739.1401739-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-12-01T02:47:39","name":"RISC-V: Make riscv_is_mapping_symbol stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201024739.1401739-1-patrick@rivosinc.com/mbox/"},{"id":172319,"url":"https://patchwork.plctlab.org/api/1.2/patches/172319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com/","msgid":"<107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com>","list_archive_url":null,"date":"2023-12-01T08:49:20","name":"binutils/Dwarf: avoid \"shadowing\" of glibc function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com/mbox/"},{"id":172320,"url":"https://patchwork.plctlab.org/api/1.2/patches/172320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cfef912-c577-4532-b199-61b98f45603b@suse.com/","msgid":"<3cfef912-c577-4532-b199-61b98f45603b@suse.com>","list_archive_url":null,"date":"2023-12-01T08:49:44","name":"ld: fix build with old makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cfef912-c577-4532-b199-61b98f45603b@suse.com/mbox/"},{"id":172321,"url":"https://patchwork.plctlab.org/api/1.2/patches/172321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com/","msgid":"<129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com>","list_archive_url":null,"date":"2023-12-01T08:50:22","name":"Arm64: fix build for certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com/mbox/"},{"id":172327,"url":"https://patchwork.plctlab.org/api/1.2/patches/172327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-2-cailulu@loongson.cn/","msgid":"<20231201090424.854662-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:21","name":"[v1,1/4] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-2-cailulu@loongson.cn/mbox/"},{"id":172326,"url":"https://patchwork.plctlab.org/api/1.2/patches/172326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-3-cailulu@loongson.cn/","msgid":"<20231201090424.854662-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:22","name":"[v1,2/4] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-3-cailulu@loongson.cn/mbox/"},{"id":172329,"url":"https://patchwork.plctlab.org/api/1.2/patches/172329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-4-cailulu@loongson.cn/","msgid":"<20231201090424.854662-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:23","name":"[v1,3/4] LoongArch: Add transition support for DESC to LE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-4-cailulu@loongson.cn/mbox/"},{"id":172328,"url":"https://patchwork.plctlab.org/api/1.2/patches/172328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-5-cailulu@loongson.cn/","msgid":"<20231201090424.854662-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:24","name":"[v1,4/4] LoongArch: Add testsuits for TLSDESC in gas and ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-5-cailulu@loongson.cn/mbox/"},{"id":172330,"url":"https://patchwork.plctlab.org/api/1.2/patches/172330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:26","name":"[v1,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172332,"url":"https://patchwork.plctlab.org/api/1.2/patches/172332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:27","name":"[v1,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172334,"url":"https://patchwork.plctlab.org/api/1.2/patches/172334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:28","name":"[v1,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172333,"url":"https://patchwork.plctlab.org/api/1.2/patches/172333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:29","name":"[v1,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172331,"url":"https://patchwork.plctlab.org/api/1.2/patches/172331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:30","name":"[v1,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172491,"url":"https://patchwork.plctlab.org/api/1.2/patches/172491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d29d5ad1-9d6d-46ed-a31c-5eb4dceedc7a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-01T13:31:10","name":"[1/2] x86: Intel syntax implies Intel mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d29d5ad1-9d6d-46ed-a31c-5eb4dceedc7a@suse.com/mbox/"},{"id":172492,"url":"https://patchwork.plctlab.org/api/1.2/patches/172492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bbcd1c7d-05bd-4fb0-b152-9beb15c03075@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-01T13:31:37","name":"[2/2] x86: fold assembly dialect attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bbcd1c7d-05bd-4fb0-b152-9beb15c03075@suse.com/mbox/"},{"id":172582,"url":"https://patchwork.plctlab.org/api/1.2/patches/172582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201172140.563656-1-hjl.tools@gmail.com/","msgid":"<20231201172140.563656-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-01T17:21:40","name":"Fix ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201172140.563656-1-hjl.tools@gmail.com/mbox/"},{"id":172745,"url":"https://patchwork.plctlab.org/api/1.2/patches/172745/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:30","name":"[v2,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172744,"url":"https://patchwork.plctlab.org/api/1.2/patches/172744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:31","name":"[v2,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172742,"url":"https://patchwork.plctlab.org/api/1.2/patches/172742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:32","name":"[v2,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172743,"url":"https://patchwork.plctlab.org/api/1.2/patches/172743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:33","name":"[v2,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172746,"url":"https://patchwork.plctlab.org/api/1.2/patches/172746/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:34","name":"[v2,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172851,"url":"https://patchwork.plctlab.org/api/1.2/patches/172851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202141722.1323526-2-arsen@aarsen.me/","msgid":"<20231202141722.1323526-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-12-02T14:16:07","name":"gettext: disable install, docs targets, libasprintf, threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202141722.1323526-2-arsen@aarsen.me/mbox/"},{"id":173021,"url":"https://patchwork.plctlab.org/api/1.2/patches/173021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW0HHaeb8XVSW+Jx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-03T22:54:21","name":"aarch64-elf: FAIL: Check indirect call stub to BTI stub relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW0HHaeb8XVSW+Jx@squeak.grove.modra.org/mbox/"},{"id":173256,"url":"https://patchwork.plctlab.org/api/1.2/patches/173256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204120329.1674846-1-n.schier@avm.de/","msgid":"<20231204120329.1674846-1-n.schier@avm.de>","list_archive_url":null,"date":"2023-12-04T12:03:29","name":"nm: Enforce 32-bit width limit when printing 32-bit values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204120329.1674846-1-n.schier@avm.de/mbox/"},{"id":173440,"url":"https://patchwork.plctlab.org/api/1.2/patches/173440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204151231.60788-1-tom@tromey.com/","msgid":"<20231204151231.60788-1-tom@tromey.com>","list_archive_url":null,"date":"2023-12-04T15:12:31","name":"Fix two buglets in .debug_names dumping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204151231.60788-1-tom@tromey.com/mbox/"},{"id":173769,"url":"https://patchwork.plctlab.org/api/1.2/patches/173769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V0EjRvJnpAzDn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:48:32","name":"Don'\''t use free_contents in _bfd_elf_slurp_version_tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V0EjRvJnpAzDn@squeak.grove.modra.org/mbox/"},{"id":173770,"url":"https://patchwork.plctlab.org/api/1.2/patches/173770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V9LkM3AXhJC6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:49:08","name":"memory leak in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V9LkM3AXhJC6v@squeak.grove.modra.org/mbox/"},{"id":173774,"url":"https://patchwork.plctlab.org/api/1.2/patches/173774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7WFbgjNOqRcfsF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:49:41","name":"alpha_ecoff_get_relocated_section_contents buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7WFbgjNOqRcfsF@squeak.grove.modra.org/mbox/"},{"id":174171,"url":"https://patchwork.plctlab.org/api/1.2/patches/174171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231205190547.52950-1-xry111@xry111.site/","msgid":"<20231205190547.52950-1-xry111@xry111.site>","list_archive_url":null,"date":"2023-12-05T19:05:47","name":"LoongArch: Allow la.got -> la.pcrel relaxation for shared object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231205190547.52950-1-xry111@xry111.site/mbox/"},{"id":174285,"url":"https://patchwork.plctlab.org/api/1.2/patches/174285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206031724.2330403-1-mengqinggang@loongson.cn/","msgid":"<20231206031724.2330403-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-06T03:17:24","name":"LoongArch: Add support for b \".L1\" and beq \"$t0\", \"$t1\", \".L1\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206031724.2330403-1-mengqinggang@loongson.cn/mbox/"},{"id":174571,"url":"https://patchwork.plctlab.org/api/1.2/patches/174571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206131228.2227335-1-lili.cui@intel.com/","msgid":"<20231206131228.2227335-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-06T13:12:28","name":"Clean reg class and base_reg for input output operand (%dx).","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206131228.2227335-1-lili.cui@intel.com/mbox/"},{"id":174668,"url":"https://patchwork.plctlab.org/api/1.2/patches/174668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ff0c22bf79023edc29f8f661b683542b771cb2.1701879297.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-12-06T16:15:26","name":"bfd: make _bfd_section_size_insane part of the public API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ff0c22bf79023edc29f8f661b683542b771cb2.1701879297.git.aburgess@redhat.com/mbox/"},{"id":174684,"url":"https://patchwork.plctlab.org/api/1.2/patches/174684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206175231.4384-1-palmer@rivosinc.com/","msgid":"<20231206175231.4384-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-12-06T17:52:31","name":"RISC-V: Fix \"withand\" in LEB128 error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206175231.4384-1-palmer@rivosinc.com/mbox/"},{"id":174892,"url":"https://patchwork.plctlab.org/api/1.2/patches/174892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207031203.14734-1-zengxiao@eswincomputing.com/","msgid":"<20231207031203.14734-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-12-07T03:12:03","name":"[PING^1,v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207031203.14734-1-zengxiao@eswincomputing.com/mbox/"},{"id":175024,"url":"https://patchwork.plctlab.org/api/1.2/patches/175024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085340.2900827-1-lili.cui@intel.com/","msgid":"<20231207085340.2900827-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T08:53:40","name":"[v4,2/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085340.2900827-1-lili.cui@intel.com/mbox/"},{"id":175025,"url":"https://patchwork.plctlab.org/api/1.2/patches/175025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085610.2901080-1-lili.cui@intel.com/","msgid":"<20231207085610.2901080-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T08:56:10","name":"[v2] Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085610.2901080-1-lili.cui@intel.com/mbox/"},{"id":175030,"url":"https://patchwork.plctlab.org/api/1.2/patches/175030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207090146.2901286-1-lili.cui@intel.com/","msgid":"<20231207090146.2901286-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T09:01:46","name":"[v4,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207090146.2901286-1-lili.cui@intel.com/mbox/"},{"id":175192,"url":"https://patchwork.plctlab.org/api/1.2/patches/175192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj7a_DCDgKVqqg7jLzGZ-+NgS2nyYTedxv24N-k3covxCw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-12-07T15:02:24","name":"[REVIEW,ONLY,v2] UNRATIFIED RISC-V: Add support for the '\''Zimop'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj7a_DCDgKVqqg7jLzGZ-+NgS2nyYTedxv24N-k3covxCw@mail.gmail.com/mbox/"},{"id":175618,"url":"https://patchwork.plctlab.org/api/1.2/patches/175618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3163178-cae0-41ea-a9de-318866d0a4a2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-08T07:00:04","name":"[1/3] x86: don'\''t needlessly override .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3163178-cae0-41ea-a9de-318866d0a4a2@suse.com/mbox/"},{"id":175625,"url":"https://patchwork.plctlab.org/api/1.2/patches/175625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com/","msgid":"<00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com>","list_archive_url":null,"date":"2023-12-08T07:01:02","name":"[2/3] ELF: reliably invoke md_elf_section_change_hook()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com/mbox/"},{"id":175633,"url":"https://patchwork.plctlab.org/api/1.2/patches/175633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com/","msgid":"<8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com>","list_archive_url":null,"date":"2023-12-08T07:01:32","name":"[3/3] x86: last-insn recording should be per-subsection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com/mbox/"},{"id":175881,"url":"https://patchwork.plctlab.org/api/1.2/patches/175881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-2-jremus@linux.ibm.com/","msgid":"<20231208160330.1387610-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-08T16:03:29","name":"[1/2] s390: Fix build when using EXEEXT_FOR_BUILD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-2-jremus@linux.ibm.com/mbox/"},{"id":175882,"url":"https://patchwork.plctlab.org/api/1.2/patches/175882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-3-jremus@linux.ibm.com/","msgid":"<20231208160330.1387610-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-08T16:03:30","name":"[2/2] s390: Optionally print instruction description in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-3-jremus@linux.ibm.com/mbox/"},{"id":176222,"url":"https://patchwork.plctlab.org/api/1.2/patches/176222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de/","msgid":"<959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de>","list_archive_url":null,"date":"2023-12-09T17:37:21","name":"[avr] PR31124: Support rodata in flash for more AVR devices","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de/mbox/"},{"id":176319,"url":"https://patchwork.plctlab.org/api/1.2/patches/176319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231210094132.3236040-1-mengqinggang@loongson.cn/","msgid":"<20231210094132.3236040-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-10T09:41:32","name":"[v1] LoongArch: Add support for and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231210094132.3236040-1-mengqinggang@loongson.cn/mbox/"},{"id":176450,"url":"https://patchwork.plctlab.org/api/1.2/patches/176450/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211033339.19303-1-nelson@rivosinc.com/","msgid":"<20231211033339.19303-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-12-11T03:33:39","name":"[committed] RISC-V/gas: Clarify the definition of `relaxable'\'' in md_apply_fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211033339.19303-1-nelson@rivosinc.com/mbox/"},{"id":176479,"url":"https://patchwork.plctlab.org/api/1.2/patches/176479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-2-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:47","name":"[V3,01/13] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-2-indu.bhagat@oracle.com/mbox/"},{"id":176483,"url":"https://patchwork.plctlab.org/api/1.2/patches/176483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-3-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:48","name":"[V3,02/13] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-3-indu.bhagat@oracle.com/mbox/"},{"id":176488,"url":"https://patchwork.plctlab.org/api/1.2/patches/176488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-4-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:49","name":"[V3,03/13] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-4-indu.bhagat@oracle.com/mbox/"},{"id":176484,"url":"https://patchwork.plctlab.org/api/1.2/patches/176484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-5-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:50","name":"[V3,04/13] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-5-indu.bhagat@oracle.com/mbox/"},{"id":176489,"url":"https://patchwork.plctlab.org/api/1.2/patches/176489/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-6-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:51","name":"[V3,05/13] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-6-indu.bhagat@oracle.com/mbox/"},{"id":176481,"url":"https://patchwork.plctlab.org/api/1.2/patches/176481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-7-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:52","name":"[V3,06/13] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-7-indu.bhagat@oracle.com/mbox/"},{"id":176486,"url":"https://patchwork.plctlab.org/api/1.2/patches/176486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-8-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:53","name":"[V3,07/13] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-8-indu.bhagat@oracle.com/mbox/"},{"id":176482,"url":"https://patchwork.plctlab.org/api/1.2/patches/176482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-9-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:54","name":"[V3,08/13] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-9-indu.bhagat@oracle.com/mbox/"},{"id":176485,"url":"https://patchwork.plctlab.org/api/1.2/patches/176485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-10-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:55","name":"[V3,09/13] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-10-indu.bhagat@oracle.com/mbox/"},{"id":176493,"url":"https://patchwork.plctlab.org/api/1.2/patches/176493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-11-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:56","name":"[V3,10/13] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-11-indu.bhagat@oracle.com/mbox/"},{"id":176490,"url":"https://patchwork.plctlab.org/api/1.2/patches/176490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-12-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:57","name":"[V3,11/13] i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-12-indu.bhagat@oracle.com/mbox/"},{"id":176491,"url":"https://patchwork.plctlab.org/api/1.2/patches/176491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-13-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:58","name":"[V3,12/13] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-13-indu.bhagat@oracle.com/mbox/"},{"id":176487,"url":"https://patchwork.plctlab.org/api/1.2/patches/176487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-14-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:59","name":"[V3,13/13] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-14-indu.bhagat@oracle.com/mbox/"},{"id":176600,"url":"https://patchwork.plctlab.org/api/1.2/patches/176600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c4ed980c-cac1-4901-b18f-563d889afcab@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-11T10:51:25","name":"gas: aarch64: Add system registers for Debug and PMU extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c4ed980c-cac1-4901-b18f-563d889afcab@arm.com/mbox/"},{"id":176610,"url":"https://patchwork.plctlab.org/api/1.2/patches/176610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-2-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:44:58","name":"[v2,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-2-mary.bennett@embecosm.com/mbox/"},{"id":176611,"url":"https://patchwork.plctlab.org/api/1.2/patches/176611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-3-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:44:59","name":"[v2,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-3-mary.bennett@embecosm.com/mbox/"},{"id":176612,"url":"https://patchwork.plctlab.org/api/1.2/patches/176612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-4-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:45:00","name":"[v2,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-4-mary.bennett@embecosm.com/mbox/"},{"id":176706,"url":"https://patchwork.plctlab.org/api/1.2/patches/176706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433944f9-2735-4113-ab9c-d546abf0aa45@suse.com/","msgid":"<433944f9-2735-4113-ab9c-d546abf0aa45@suse.com>","list_archive_url":null,"date":"2023-12-11T13:08:40","name":"[v2,1/4] x86: don'\''t needlessly override .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433944f9-2735-4113-ab9c-d546abf0aa45@suse.com/mbox/"},{"id":176707,"url":"https://patchwork.plctlab.org/api/1.2/patches/176707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/956811de-8605-44da-9429-4107f0bc114f@suse.com/","msgid":"<956811de-8605-44da-9429-4107f0bc114f@suse.com>","list_archive_url":null,"date":"2023-12-11T13:09:20","name":"[v2,2/4] ELF: drop \"push\" parameter from obj_elf_change_section()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/956811de-8605-44da-9429-4107f0bc114f@suse.com/mbox/"},{"id":176708,"url":"https://patchwork.plctlab.org/api/1.2/patches/176708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com/","msgid":"<49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com>","list_archive_url":null,"date":"2023-12-11T13:09:50","name":"[v2,3/4] ELF: reliably invoke md_elf_section_change_hook()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com/mbox/"},{"id":176709,"url":"https://patchwork.plctlab.org/api/1.2/patches/176709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2b749f6-d52b-4fb5-ba8b-da16884036b3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-11T13:10:11","name":"[v2,4/4] x86: last-insn recording should be per-subsection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2b749f6-d52b-4fb5-ba8b-da16884036b3@suse.com/mbox/"},{"id":177216,"url":"https://patchwork.plctlab.org/api/1.2/patches/177216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edfroi0w.fsf@redhat.com/","msgid":"<87edfroi0w.fsf@redhat.com>","list_archive_url":null,"date":"2023-12-12T10:02:39","name":"Commit: Fix whitespace snafu in tc-riscv.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edfroi0w.fsf@redhat.com/mbox/"},{"id":177484,"url":"https://patchwork.plctlab.org/api/1.2/patches/177484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXiWmK19GVwZBsIX@mx3210.localdomain/","msgid":"","list_archive_url":null,"date":"2023-12-12T17:21:28","name":"Fix segmentation fault in bfd/elf32-hppa.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXiWmK19GVwZBsIX@mx3210.localdomain/mbox/"},{"id":177837,"url":"https://patchwork.plctlab.org/api/1.2/patches/177837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydd7cliphv2.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-12-13T09:33:05","name":"ld: Add lib32 directories for 32-bit emulation on FreeBSD/amd64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydd7cliphv2.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":177983,"url":"https://patchwork.plctlab.org/api/1.2/patches/177983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231213130826.3723722-1-lili.cui@intel.com/","msgid":"<20231213130826.3723722-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-13T13:08:26","name":"Remove redundant Byte, Word, Dword and Qword from insn templates.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231213130826.3723722-1-lili.cui@intel.com/mbox/"},{"id":178128,"url":"https://patchwork.plctlab.org/api/1.2/patches/178128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36deddd8-d923-4913-9773-740d85f76e72@arm.com/","msgid":"<36deddd8-d923-4913-9773-740d85f76e72@arm.com>","list_archive_url":null,"date":"2023-12-13T15:41:43","name":"[Binutils] aarch64: Enable Cortex-X3 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36deddd8-d923-4913-9773-740d85f76e72@arm.com/mbox/"},{"id":178406,"url":"https://patchwork.plctlab.org/api/1.2/patches/178406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015354.791925-1-mengqinggang@loongson.cn/","msgid":"<20231214015354.791925-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T01:53:54","name":"[v1] LoongArch: Add support for the third expression of .align for R_LARCH_ALIGN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015354.791925-1-mengqinggang@loongson.cn/mbox/"},{"id":178407,"url":"https://patchwork.plctlab.org/api/1.2/patches/178407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015422.2289661-1-vladimir.mezentsev@oracle.com/","msgid":"<20231214015422.2289661-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-14T01:54:22","name":"gprofng: fix -Wuse-after-free warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015422.2289661-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":178418,"url":"https://patchwork.plctlab.org/api/1.2/patches/178418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-2-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:35","name":"[v2,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-2-cailulu@loongson.cn/mbox/"},{"id":178416,"url":"https://patchwork.plctlab.org/api/1.2/patches/178416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-3-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:36","name":"[v2,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-3-cailulu@loongson.cn/mbox/"},{"id":178417,"url":"https://patchwork.plctlab.org/api/1.2/patches/178417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-4-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:37","name":"[v2,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-4-cailulu@loongson.cn/mbox/"},{"id":178419,"url":"https://patchwork.plctlab.org/api/1.2/patches/178419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-5-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:38","name":"[v2,4/5] LoongArch: TLS LD/GD/DESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-5-cailulu@loongson.cn/mbox/"},{"id":178424,"url":"https://patchwork.plctlab.org/api/1.2/patches/178424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-2-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:45","name":"[v3,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-2-cailulu@loongson.cn/mbox/"},{"id":178423,"url":"https://patchwork.plctlab.org/api/1.2/patches/178423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-3-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:46","name":"[v3,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-3-cailulu@loongson.cn/mbox/"},{"id":178425,"url":"https://patchwork.plctlab.org/api/1.2/patches/178425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-4-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:47","name":"[v3,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-4-cailulu@loongson.cn/mbox/"},{"id":178426,"url":"https://patchwork.plctlab.org/api/1.2/patches/178426/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-5-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:48","name":"[v3,4/5] LoongArch: TLS LD/GD/DESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-5-cailulu@loongson.cn/mbox/"},{"id":178429,"url":"https://patchwork.plctlab.org/api/1.2/patches/178429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025852.1657496-1-cailulu@loongson.cn/","msgid":"<20231214025852.1657496-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:58:52","name":"[v3,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025852.1657496-1-cailulu@loongson.cn/mbox/"},{"id":178503,"url":"https://patchwork.plctlab.org/api/1.2/patches/178503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-2-mengqinggang@loongson.cn/","msgid":"<20231214063916.2340161-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T06:39:15","name":"[v2,1/2] LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-2-mengqinggang@loongson.cn/mbox/"},{"id":178504,"url":"https://patchwork.plctlab.org/api/1.2/patches/178504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-3-mengqinggang@loongson.cn/","msgid":"<20231214063916.2340161-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T06:39:16","name":"[v2,2/2] LoongArch: Add call36 and tail36 pseudo instructions for medium code model","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-3-mengqinggang@loongson.cn/mbox/"},{"id":178992,"url":"https://patchwork.plctlab.org/api/1.2/patches/178992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215015709.31654-1-zengxiao@eswincomputing.com/","msgid":"<20231215015709.31654-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-12-15T01:57:09","name":"[PING^2,v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215015709.31654-1-zengxiao@eswincomputing.com/mbox/"},{"id":178995,"url":"https://patchwork.plctlab.org/api/1.2/patches/178995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215022359.2702206-1-haochen.jiang@intel.com/","msgid":"<20231215022359.2702206-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-15T02:23:59","name":"x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215022359.2702206-1-haochen.jiang@intel.com/mbox/"},{"id":179025,"url":"https://patchwork.plctlab.org/api/1.2/patches/179025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXvEvjFRF4xFNj1+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-15T03:15:10","name":"PR31145, potential memory leak in binutils/ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXvEvjFRF4xFNj1+@squeak.grove.modra.org/mbox/"},{"id":179093,"url":"https://patchwork.plctlab.org/api/1.2/patches/179093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0e7e3ae-5deb-450f-8803-0f0e7a1c3a3e@gjlay.de/","msgid":"","list_archive_url":null,"date":"2023-12-15T08:19:08","name":"[avr] Addendum to PR31124","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0e7e3ae-5deb-450f-8803-0f0e7a1c3a3e@gjlay.de/mbox/"},{"id":179147,"url":"https://patchwork.plctlab.org/api/1.2/patches/179147/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:29","name":"[v3,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179143,"url":"https://patchwork.plctlab.org/api/1.2/patches/179143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:30","name":"[v3,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179148,"url":"https://patchwork.plctlab.org/api/1.2/patches/179148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:31","name":"[v3,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179144,"url":"https://patchwork.plctlab.org/api/1.2/patches/179144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:32","name":"[v3,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179145,"url":"https://patchwork.plctlab.org/api/1.2/patches/179145/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:33","name":"[v3,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179149,"url":"https://patchwork.plctlab.org/api/1.2/patches/179149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-2-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:23","name":"[v4,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-2-cailulu@loongson.cn/mbox/"},{"id":179150,"url":"https://patchwork.plctlab.org/api/1.2/patches/179150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-3-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:24","name":"[v4,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-3-cailulu@loongson.cn/mbox/"},{"id":179152,"url":"https://patchwork.plctlab.org/api/1.2/patches/179152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-4-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:25","name":"[v4,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-4-cailulu@loongson.cn/mbox/"},{"id":179153,"url":"https://patchwork.plctlab.org/api/1.2/patches/179153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-5-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:26","name":"[v4,4/5] LoongArch: TLS LD/GD/DESC relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-5-cailulu@loongson.cn/mbox/"},{"id":179154,"url":"https://patchwork.plctlab.org/api/1.2/patches/179154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101355.2540322-1-cailulu@loongson.cn/","msgid":"<20231215101355.2540322-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:13:55","name":"[v4,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101355.2540322-1-cailulu@loongson.cn/mbox/"},{"id":179226,"url":"https://patchwork.plctlab.org/api/1.2/patches/179226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b6dfdd98-ddb9-4008-9858-bdf90b1b3cd5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:06:09","name":"[01/22] Arm: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b6dfdd98-ddb9-4008-9858-bdf90b1b3cd5@suse.com/mbox/"},{"id":179227,"url":"https://patchwork.plctlab.org/api/1.2/patches/179227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com/","msgid":"<45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com>","list_archive_url":null,"date":"2023-12-15T12:06:52","name":"[02/22] Arm64: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com/mbox/"},{"id":179228,"url":"https://patchwork.plctlab.org/api/1.2/patches/179228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aada12dc-7679-4dd3-97be-a8f429020c90@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:07:28","name":"[03/22] RISC-V: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aada12dc-7679-4dd3-97be-a8f429020c90@suse.com/mbox/"},{"id":179229,"url":"https://patchwork.plctlab.org/api/1.2/patches/179229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com/","msgid":"<4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com>","list_archive_url":null,"date":"2023-12-15T12:08:20","name":"[04/22] IA64: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com/mbox/"},{"id":179231,"url":"https://patchwork.plctlab.org/api/1.2/patches/179231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com/","msgid":"<834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com>","list_archive_url":null,"date":"2023-12-15T12:09:10","name":"[05/22] bfin: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com/mbox/"},{"id":179232,"url":"https://patchwork.plctlab.org/api/1.2/patches/179232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e08a7903-30f0-4790-bad9-8d41e213a769@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:10:20","name":"[06/22] m32c: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e08a7903-30f0-4790-bad9-8d41e213a769@suse.com/mbox/"},{"id":179233,"url":"https://patchwork.plctlab.org/api/1.2/patches/179233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com/","msgid":"<07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com>","list_archive_url":null,"date":"2023-12-15T12:10:39","name":"[07/22] m68k: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com/mbox/"},{"id":179234,"url":"https://patchwork.plctlab.org/api/1.2/patches/179234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com/","msgid":"<3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com>","list_archive_url":null,"date":"2023-12-15T12:11:36","name":"[08/22] microblaze: drop/restrict override of .text, .data, and .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com/mbox/"},{"id":179235,"url":"https://patchwork.plctlab.org/api/1.2/patches/179235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1b4bcdd-8a39-4862-bada-eda668822ee9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:12:30","name":"[09/22] rl78: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1b4bcdd-8a39-4862-bada-eda668822ee9@suse.com/mbox/"},{"id":179236,"url":"https://patchwork.plctlab.org/api/1.2/patches/179236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c59dcb69-58de-4d17-86ef-6698ce1e0d6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:12:49","name":"[10/22] rx: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c59dcb69-58de-4d17-86ef-6698ce1e0d6f@suse.com/mbox/"},{"id":179237,"url":"https://patchwork.plctlab.org/api/1.2/patches/179237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fc9424c-a428-4f17-a424-f41b5566660b@suse.com/","msgid":"<7fc9424c-a428-4f17-a424-f41b5566660b@suse.com>","list_archive_url":null,"date":"2023-12-15T12:13:26","name":"[11/22] s390: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fc9424c-a428-4f17-a424-f41b5566660b@suse.com/mbox/"},{"id":179238,"url":"https://patchwork.plctlab.org/api/1.2/patches/179238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e2c36446-1570-450f-ba00-518ef0c7a930@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:14:43","name":"[12/22] score: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e2c36446-1570-450f-ba00-518ef0c7a930@suse.com/mbox/"},{"id":179239,"url":"https://patchwork.plctlab.org/api/1.2/patches/179239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/197fe193-abf7-45e1-8db2-2343da226309@suse.com/","msgid":"<197fe193-abf7-45e1-8db2-2343da226309@suse.com>","list_archive_url":null,"date":"2023-12-15T12:15:31","name":"[13/22] visium: drop .bss and .skip overrides","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/197fe193-abf7-45e1-8db2-2343da226309@suse.com/mbox/"},{"id":179240,"url":"https://patchwork.plctlab.org/api/1.2/patches/179240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/abed10ab-8bbb-4542-8909-ab6d2183a422@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:16:05","name":"[14/22] z80: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/abed10ab-8bbb-4542-8909-ab6d2183a422@suse.com/mbox/"},{"id":179241,"url":"https://patchwork.plctlab.org/api/1.2/patches/179241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed6e76e3-5c19-478f-9a9f-1c52542aa79a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:16:37","name":"[15/22] ELF: test certain .bss usages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed6e76e3-5c19-478f-9a9f-1c52542aa79a@suse.com/mbox/"},{"id":179242,"url":"https://patchwork.plctlab.org/api/1.2/patches/179242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com/","msgid":"<941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com>","list_archive_url":null,"date":"2023-12-15T12:16:56","name":"[16/22] gas: correct .bss documentation for non-ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com/mbox/"},{"id":179243,"url":"https://patchwork.plctlab.org/api/1.2/patches/179243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com/","msgid":"<40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com>","list_archive_url":null,"date":"2023-12-15T12:17:51","name":"[17/22] v850: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com/mbox/"},{"id":179244,"url":"https://patchwork.plctlab.org/api/1.2/patches/179244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com/","msgid":"<2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com>","list_archive_url":null,"date":"2023-12-15T12:18:10","name":"[18/22] d30v: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com/mbox/"},{"id":179245,"url":"https://patchwork.plctlab.org/api/1.2/patches/179245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf2b8ad1-9ad4-4c3c-a189-679e7db2d830@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:19:06","name":"[19/22] hppa/ELF: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf2b8ad1-9ad4-4c3c-a189-679e7db2d830@suse.com/mbox/"},{"id":179246,"url":"https://patchwork.plctlab.org/api/1.2/patches/179246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7b1b1df-104d-45c9-a374-09934414e733@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:19:54","name":"[20/22] nios2: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7b1b1df-104d-45c9-a374-09934414e733@suse.com/mbox/"},{"id":179247,"url":"https://patchwork.plctlab.org/api/1.2/patches/179247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com/","msgid":"<15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com>","list_archive_url":null,"date":"2023-12-15T12:20:24","name":"[21/22] pru: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com/mbox/"},{"id":179248,"url":"https://patchwork.plctlab.org/api/1.2/patches/179248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d3553549-fdcb-4621-9292-0cf9dabe75ef@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:20:51","name":"[22/22] ELF: test certain .text/.data usages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d3553549-fdcb-4621-9292-0cf9dabe75ef@suse.com/mbox/"},{"id":179290,"url":"https://patchwork.plctlab.org/api/1.2/patches/179290/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cafa7fba-3756-4474-9e38-e6a9d3a6edf9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T13:32:04","name":"[1/2] x86: properly respect rex/{rex}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cafa7fba-3756-4474-9e38-e6a9d3a6edf9@suse.com/mbox/"},{"id":179291,"url":"https://patchwork.plctlab.org/api/1.2/patches/179291/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com/","msgid":"<870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com>","list_archive_url":null,"date":"2023-12-15T13:32:26","name":"[2/2] x86-64: refuse \"high\" 8-bit regs with .insn and VEX/XOP/EVEX encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com/mbox/"},{"id":179327,"url":"https://patchwork.plctlab.org/api/1.2/patches/179327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-2-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:10","name":"[v2,1/7] s390: Fix build when using EXEEXT_FOR_BUILD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-2-jremus@linux.ibm.com/mbox/"},{"id":179333,"url":"https://patchwork.plctlab.org/api/1.2/patches/179333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-3-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:11","name":"[v2,2/7] s390: Align letter case of instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-3-jremus@linux.ibm.com/mbox/"},{"id":179329,"url":"https://patchwork.plctlab.org/api/1.2/patches/179329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-4-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:12","name":"[v2,3/7] s390: Provide IBM z16 (arch14) instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-4-jremus@linux.ibm.com/mbox/"},{"id":179331,"url":"https://patchwork.plctlab.org/api/1.2/patches/179331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-5-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:13","name":"[v2,4/7] s390: Enhance error handling in s390-mkopc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-5-jremus@linux.ibm.com/mbox/"},{"id":179330,"url":"https://patchwork.plctlab.org/api/1.2/patches/179330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-6-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:14","name":"[v2,5/7] s390: Use safe string functions and length macros in s390-mkopc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-6-jremus@linux.ibm.com/mbox/"},{"id":179332,"url":"https://patchwork.plctlab.org/api/1.2/patches/179332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-7-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:15","name":"[v2,6/7] s390: Optionally print instruction description in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-7-jremus@linux.ibm.com/mbox/"},{"id":179334,"url":"https://patchwork.plctlab.org/api/1.2/patches/179334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-8-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:16","name":"[v2,7/7] s390: Add suffix to conditional branch instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-8-jremus@linux.ibm.com/mbox/"},{"id":179355,"url":"https://patchwork.plctlab.org/api/1.2/patches/179355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eedba7bc-4578-4f38-b436-4b83cfc98543@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T15:08:28","name":"[Binutils] arm: reformat -march option section in gas documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eedba7bc-4578-4f38-b436-4b83cfc98543@arm.com/mbox/"},{"id":179795,"url":"https://patchwork.plctlab.org/api/1.2/patches/179795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-2-sam@gentoo.org/","msgid":"<20231216040239.1981071-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:24","name":"[2.41,01/10] gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-2-sam@gentoo.org/mbox/"},{"id":179797,"url":"https://patchwork.plctlab.org/api/1.2/patches/179797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-4-sam@gentoo.org/","msgid":"<20231216040239.1981071-4-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:26","name":"[2.41,03/10] ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-4-sam@gentoo.org/mbox/"},{"id":179799,"url":"https://patchwork.plctlab.org/api/1.2/patches/179799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-6-sam@gentoo.org/","msgid":"<20231216040239.1981071-6-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:28","name":"[2.41,05/10] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-6-sam@gentoo.org/mbox/"},{"id":179802,"url":"https://patchwork.plctlab.org/api/1.2/patches/179802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-7-sam@gentoo.org/","msgid":"<20231216040239.1981071-7-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:29","name":"[2.41,06/10] ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-7-sam@gentoo.org/mbox/"},{"id":179798,"url":"https://patchwork.plctlab.org/api/1.2/patches/179798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-8-sam@gentoo.org/","msgid":"<20231216040239.1981071-8-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:30","name":"[2.41,07/10] ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-8-sam@gentoo.org/mbox/"},{"id":179796,"url":"https://patchwork.plctlab.org/api/1.2/patches/179796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-9-sam@gentoo.org/","msgid":"<20231216040239.1981071-9-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:31","name":"[2.41,08/10] ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-9-sam@gentoo.org/mbox/"},{"id":179800,"url":"https://patchwork.plctlab.org/api/1.2/patches/179800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-10-sam@gentoo.org/","msgid":"<20231216040239.1981071-10-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:32","name":"[2.41,09/10] Fix ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-10-sam@gentoo.org/mbox/"},{"id":179801,"url":"https://patchwork.plctlab.org/api/1.2/patches/179801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-11-sam@gentoo.org/","msgid":"<20231216040239.1981071-11-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:33","name":"[2.41,10/10] Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-11-sam@gentoo.org/mbox/"},{"id":180056,"url":"https://patchwork.plctlab.org/api/1.2/patches/180056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de/","msgid":"<882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de>","list_archive_url":null,"date":"2023-12-17T18:20:54","name":"[avr] PR31177: Let region text start at __TEXT_REGION_ORIGIN___","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de/mbox/"},{"id":180070,"url":"https://patchwork.plctlab.org/api/1.2/patches/180070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231217211607.270091-1-torbjorn.svensson@foss.st.com/","msgid":"<20231217211607.270091-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-12-17T21:16:08","name":"ld: Print 0 size in B and not in GB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231217211607.270091-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":180130,"url":"https://patchwork.plctlab.org/api/1.2/patches/180130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218032656.1591992-1-haochen.jiang@intel.com/","msgid":"<20231218032656.1591992-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-18T03:26:56","name":"[v2] x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218032656.1591992-1-haochen.jiang@intel.com/mbox/"},{"id":180223,"url":"https://patchwork.plctlab.org/api/1.2/patches/180223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218092921.239-1-jinma@linux.alibaba.com/","msgid":"<20231218092921.239-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-12-18T09:29:21","name":"RISC-V: T-HEAD: Fix wrong instruction encoding for th.vsetvl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218092921.239-1-jinma@linux.alibaba.com/mbox/"},{"id":180352,"url":"https://patchwork.plctlab.org/api/1.2/patches/180352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYA3zY4ZcFOk9MWT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-18T12:15:09","name":"PR31162, Memory Leak in ldwrite.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYA3zY4ZcFOk9MWT@squeak.grove.modra.org/mbox/"},{"id":180642,"url":"https://patchwork.plctlab.org/api/1.2/patches/180642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218201401.966374-1-steve@sk2.org/","msgid":"<20231218201401.966374-1-steve@sk2.org>","list_archive_url":null,"date":"2023-12-18T20:14:01","name":"tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218201401.966374-1-steve@sk2.org/mbox/"},{"id":180713,"url":"https://patchwork.plctlab.org/api/1.2/patches/180713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219023003.13985-1-vapier@gentoo.org/","msgid":"<20231219023003.13985-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-19T02:30:03","name":"cpu: or1k: drop unused l.swa flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219023003.13985-1-vapier@gentoo.org/mbox/"},{"id":180722,"url":"https://patchwork.plctlab.org/api/1.2/patches/180722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219024423.25287-1-vapier@gentoo.org/","msgid":"<20231219024423.25287-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-19T02:44:23","name":"cpu: cris: drop some unused vars","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219024423.25287-1-vapier@gentoo.org/mbox/"},{"id":180760,"url":"https://patchwork.plctlab.org/api/1.2/patches/180760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219053446.3753206-1-haochen.jiang@intel.com/","msgid":"<20231219053446.3753206-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-19T05:34:46","name":"[v3] x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219053446.3753206-1-haochen.jiang@intel.com/mbox/"},{"id":180779,"url":"https://patchwork.plctlab.org/api/1.2/patches/180779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:07","name":"[v4,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180777,"url":"https://patchwork.plctlab.org/api/1.2/patches/180777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:08","name":"[v4,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180776,"url":"https://patchwork.plctlab.org/api/1.2/patches/180776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:09","name":"[v4,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180778,"url":"https://patchwork.plctlab.org/api/1.2/patches/180778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:10","name":"[v4,4/5] oongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180780,"url":"https://patchwork.plctlab.org/api/1.2/patches/180780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:11","name":"[v4,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180848,"url":"https://patchwork.plctlab.org/api/1.2/patches/180848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-2-amodra@gmail.com/","msgid":"<20231219093546.2112095-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-12-19T09:35:45","name":"Move mips_hi16_list to mips_elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-2-amodra@gmail.com/mbox/"},{"id":180849,"url":"https://patchwork.plctlab.org/api/1.2/patches/180849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-3-amodra@gmail.com/","msgid":"<20231219093546.2112095-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-12-19T09:35:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-3-amodra@gmail.com/mbox/"},{"id":180893,"url":"https://patchwork.plctlab.org/api/1.2/patches/180893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-2-lili.cui@intel.com/","msgid":"<20231219121218.974012-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:10","name":"[v4,1/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-2-lili.cui@intel.com/mbox/"},{"id":180891,"url":"https://patchwork.plctlab.org/api/1.2/patches/180891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-3-lili.cui@intel.com/","msgid":"<20231219121218.974012-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:11","name":"[v4,2/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-3-lili.cui@intel.com/mbox/"},{"id":180890,"url":"https://patchwork.plctlab.org/api/1.2/patches/180890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-4-lili.cui@intel.com/","msgid":"<20231219121218.974012-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:12","name":"[v4,3/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-4-lili.cui@intel.com/mbox/"},{"id":180892,"url":"https://patchwork.plctlab.org/api/1.2/patches/180892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-5-lili.cui@intel.com/","msgid":"<20231219121218.974012-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:13","name":"[v4,4/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-5-lili.cui@intel.com/mbox/"},{"id":180894,"url":"https://patchwork.plctlab.org/api/1.2/patches/180894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-6-lili.cui@intel.com/","msgid":"<20231219121218.974012-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:14","name":"[v4,5/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-6-lili.cui@intel.com/mbox/"},{"id":180897,"url":"https://patchwork.plctlab.org/api/1.2/patches/180897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-7-lili.cui@intel.com/","msgid":"<20231219121218.974012-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:15","name":"[v4,6/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-7-lili.cui@intel.com/mbox/"},{"id":180896,"url":"https://patchwork.plctlab.org/api/1.2/patches/180896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-8-lili.cui@intel.com/","msgid":"<20231219121218.974012-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:16","name":"[v4,7/9] Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-8-lili.cui@intel.com/mbox/"},{"id":180898,"url":"https://patchwork.plctlab.org/api/1.2/patches/180898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-9-lili.cui@intel.com/","msgid":"<20231219121218.974012-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:17","name":"[v4,`8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-9-lili.cui@intel.com/mbox/"},{"id":180899,"url":"https://patchwork.plctlab.org/api/1.2/patches/180899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-10-lili.cui@intel.com/","msgid":"<20231219121218.974012-10-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:18","name":"[v4,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-10-lili.cui@intel.com/mbox/"},{"id":181180,"url":"https://patchwork.plctlab.org/api/1.2/patches/181180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219175959.3837374-1-vladimir.mezentsev@oracle.com/","msgid":"<20231219175959.3837374-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-19T17:59:59","name":"gprofng: 31169 Source code locations can not be found in a C++ application","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219175959.3837374-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":181274,"url":"https://patchwork.plctlab.org/api/1.2/patches/181274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219215307.2578951-1-steve@sk2.org/","msgid":"<20231219215307.2578951-1-steve@sk2.org>","list_archive_url":null,"date":"2023-12-19T21:53:07","name":"[v2] tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219215307.2578951-1-steve@sk2.org/mbox/"},{"id":181484,"url":"https://patchwork.plctlab.org/api/1.2/patches/181484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220065003.2795-1-nelson@rivosinc.com/","msgid":"<20231220065003.2795-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-12-20T06:50:03","name":"RISC-V: PR31179, The SET/ADD/SUB fix breaks ABI compatibility with 2.41 objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220065003.2795-1-nelson@rivosinc.com/mbox/"},{"id":181553,"url":"https://patchwork.plctlab.org/api/1.2/patches/181553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a03111-8627-41c4-9896-8a26888b7e92@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-20T09:34:50","name":"[Binutils] arm: Add supprot for Armv8.9-A and Armv9.4-A","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a03111-8627-41c4-9896-8a26888b7e92@arm.com/mbox/"},{"id":181637,"url":"https://patchwork.plctlab.org/api/1.2/patches/181637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220132305.459519-1-cupertino.miranda@oracle.com/","msgid":"<20231220132305.459519-1-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-12-20T13:23:05","name":"bpf: Added linker support for R_BPF_64_NODYLD32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220132305.459519-1-cupertino.miranda@oracle.com/mbox/"},{"id":182507,"url":"https://patchwork.plctlab.org/api/1.2/patches/182507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222022826.1318958-2-mengqinggang@loongson.cn/","msgid":"<20231222022826.1318958-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-22T02:28:26","name":"[v2,1/1] LoongArch: Add support for the third expression of .align for R_LARCH_ALIGN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222022826.1318958-2-mengqinggang@loongson.cn/mbox/"},{"id":182545,"url":"https://patchwork.plctlab.org/api/1.2/patches/182545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222053603.472325-1-vladimir.mezentsev@oracle.com/","msgid":"<20231222053603.472325-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-22T05:36:03","name":"gprofng: fix build problems on linux-musl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222053603.472325-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":182564,"url":"https://patchwork.plctlab.org/api/1.2/patches/182564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB479500B6E1D54C8C60A7B454E394A@DM6PR12MB4795.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-12-22T07:12:39","name":"Add AMD znver5 processor support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB479500B6E1D54C8C60A7B454E394A@DM6PR12MB4795.namprd12.prod.outlook.com/mbox/"},{"id":182594,"url":"https://patchwork.plctlab.org/api/1.2/patches/182594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222083112.1060582-1-mengqinggang@loongson.cn/","msgid":"<20231222083112.1060582-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-22T08:31:12","name":"LoongArch: Fix linker generate PLT entry for data symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222083112.1060582-1-mengqinggang@loongson.cn/mbox/"},{"id":182640,"url":"https://patchwork.plctlab.org/api/1.2/patches/182640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ceaed6a3-dbcf-4554-9b2a-9b8a20388079@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-22T11:26:39","name":"x86: corrections to CPU attribute/flags splitting","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ceaed6a3-dbcf-4554-9b2a-9b8a20388079@suse.com/mbox/"},{"id":182644,"url":"https://patchwork.plctlab.org/api/1.2/patches/182644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-2-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:39","name":"[v5,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-2-cailulu@loongson.cn/mbox/"},{"id":182645,"url":"https://patchwork.plctlab.org/api/1.2/patches/182645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-3-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:40","name":"[v5,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-3-cailulu@loongson.cn/mbox/"},{"id":182647,"url":"https://patchwork.plctlab.org/api/1.2/patches/182647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-4-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:41","name":"[v5,3/5] LoongArch: Add tls transition support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-4-cailulu@loongson.cn/mbox/"},{"id":182646,"url":"https://patchwork.plctlab.org/api/1.2/patches/182646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-5-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:42","name":"[v5,4/5] LoongArch: Add support for TLS LD/GD/DESC relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-5-cailulu@loongson.cn/mbox/"},{"id":182648,"url":"https://patchwork.plctlab.org/api/1.2/patches/182648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114416.1845766-1-cailulu@loongson.cn/","msgid":"<20231222114416.1845766-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:44:16","name":"[v5,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114416.1845766-1-cailulu@loongson.cn/mbox/"},{"id":183122,"url":"https://patchwork.plctlab.org/api/1.2/patches/183122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225051149.18009-1-vapier@gentoo.org/","msgid":"<20231225051149.18009-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-25T05:11:49","name":"[PATCH/committed] binutils: SECURITY: use https URI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225051149.18009-1-vapier@gentoo.org/mbox/"},{"id":183162,"url":"https://patchwork.plctlab.org/api/1.2/patches/183162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225084921.2059-1-jinma@linux.alibaba.com/","msgid":"<20231225084921.2059-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-12-25T08:49:21","name":"RISC-V: THEAD: Add 5 assembly pseudoinstructions for XTheadVector extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225084921.2059-1-jinma@linux.alibaba.com/mbox/"},{"id":183423,"url":"https://patchwork.plctlab.org/api/1.2/patches/183423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYu+ypVrV871UuUc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-27T06:06:02","name":"asan: buffer overflow in loongarch_elf_rtype_to_howto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYu+ypVrV871UuUc@squeak.grove.modra.org/mbox/"},{"id":183450,"url":"https://patchwork.plctlab.org/api/1.2/patches/183450/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227093847.2133271-1-cailulu@loongson.cn/","msgid":"<20231227093847.2133271-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-27T09:38:47","name":"Fix loongarch*-elf target gld testsuite failure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227093847.2133271-1-cailulu@loongson.cn/mbox/"},{"id":183482,"url":"https://patchwork.plctlab.org/api/1.2/patches/183482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227141921.4159400-1-christina.schimpe@intel.com/","msgid":"<20231227141921.4159400-1-christina.schimpe@intel.com>","list_archive_url":null,"date":"2023-12-27T14:19:21","name":"[1/1] x86: Add NT_X86_SHSTK note","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227141921.4159400-1-christina.schimpe@intel.com/mbox/"},{"id":183590,"url":"https://patchwork.plctlab.org/api/1.2/patches/183590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-2-lili.cui@intel.com/","msgid":"<20231228012714.2989658-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:06","name":"[V5,1/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-2-lili.cui@intel.com/mbox/"},{"id":183592,"url":"https://patchwork.plctlab.org/api/1.2/patches/183592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-3-lili.cui@intel.com/","msgid":"<20231228012714.2989658-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:07","name":"[V5,2/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-3-lili.cui@intel.com/mbox/"},{"id":183591,"url":"https://patchwork.plctlab.org/api/1.2/patches/183591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-4-lili.cui@intel.com/","msgid":"<20231228012714.2989658-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:08","name":"[V5,3/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-4-lili.cui@intel.com/mbox/"},{"id":183593,"url":"https://patchwork.plctlab.org/api/1.2/patches/183593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-5-lili.cui@intel.com/","msgid":"<20231228012714.2989658-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:09","name":"[V5,4/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-5-lili.cui@intel.com/mbox/"},{"id":183597,"url":"https://patchwork.plctlab.org/api/1.2/patches/183597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-6-lili.cui@intel.com/","msgid":"<20231228012714.2989658-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:10","name":"[V5,5/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-6-lili.cui@intel.com/mbox/"},{"id":183594,"url":"https://patchwork.plctlab.org/api/1.2/patches/183594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-7-lili.cui@intel.com/","msgid":"<20231228012714.2989658-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:11","name":"[V5,6/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-7-lili.cui@intel.com/mbox/"},{"id":183595,"url":"https://patchwork.plctlab.org/api/1.2/patches/183595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-8-lili.cui@intel.com/","msgid":"<20231228012714.2989658-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:12","name":"[V5,7/9] Support APX pushp/popp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-8-lili.cui@intel.com/mbox/"},{"id":183598,"url":"https://patchwork.plctlab.org/api/1.2/patches/183598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-9-lili.cui@intel.com/","msgid":"<20231228012714.2989658-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:13","name":"[V5,8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-9-lili.cui@intel.com/mbox/"},{"id":183596,"url":"https://patchwork.plctlab.org/api/1.2/patches/183596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-10-lili.cui@intel.com/","msgid":"<20231228012714.2989658-10-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:14","name":"[V5,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-10-lili.cui@intel.com/mbox/"},{"id":183629,"url":"https://patchwork.plctlab.org/api/1.2/patches/183629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:53","name":"[v5,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183627,"url":"https://patchwork.plctlab.org/api/1.2/patches/183627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:54","name":"[v5,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183628,"url":"https://patchwork.plctlab.org/api/1.2/patches/183628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:55","name":"[v5,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183630,"url":"https://patchwork.plctlab.org/api/1.2/patches/183630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:56","name":"[v5,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183631,"url":"https://patchwork.plctlab.org/api/1.2/patches/183631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:57","name":"[v5,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183641,"url":"https://patchwork.plctlab.org/api/1.2/patches/183641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228061804.2783702-1-cailulu@loongson.cn/","msgid":"<20231228061804.2783702-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-28T06:18:04","name":"Fix loongarch*-elf target ld testsuite failure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228061804.2783702-1-cailulu@loongson.cn/mbox/"},{"id":183643,"url":"https://patchwork.plctlab.org/api/1.2/patches/183643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228062455.2965889-1-cailulu@loongson.cn/","msgid":"<20231228062455.2965889-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-28T06:24:55","name":"LoongArch: Fix some macro that cannot be expanded properly.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228062455.2965889-1-cailulu@loongson.cn/mbox/"},{"id":183746,"url":"https://patchwork.plctlab.org/api/1.2/patches/183746/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-1-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-1-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:00","name":"LoongArch: Do not add DF_STATIC_TLS for TLS LE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-1-ishitatsuyuki@gmail.com/mbox/"},{"id":183750,"url":"https://patchwork.plctlab.org/api/1.2/patches/183750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-2-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:01","name":"[1/4] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-2-hjl.tools@gmail.com/mbox/"},{"id":183748,"url":"https://patchwork.plctlab.org/api/1.2/patches/183748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-2-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:01","name":"LoongArch: Use tab to indent assembly in TLSDESC test suite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-2-ishitatsuyuki@gmail.com/mbox/"},{"id":183747,"url":"https://patchwork.plctlab.org/api/1.2/patches/183747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-3-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:02","name":"[2/4] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-3-hjl.tools@gmail.com/mbox/"},{"id":183751,"url":"https://patchwork.plctlab.org/api/1.2/patches/183751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-3-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:02","name":"LoongArch: Update comment about bottom bit usage in TLS GOT construction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-3-ishitatsuyuki@gmail.com/mbox/"},{"id":183749,"url":"https://patchwork.plctlab.org/api/1.2/patches/183749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-4-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:03","name":"[3/4] x86-64: Add R_X86_64_CODE_4_GOTTPOFF/R_X86_64_CODE_4_GOTPC32_TLSDESC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-4-hjl.tools@gmail.com/mbox/"},{"id":183753,"url":"https://patchwork.plctlab.org/api/1.2/patches/183753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-5-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:04","name":"[4/4] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-5-hjl.tools@gmail.com/mbox/"},{"id":183777,"url":"https://patchwork.plctlab.org/api/1.2/patches/183777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228162039.781726-1-hjl.tools@gmail.com/","msgid":"<20231228162039.781726-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T16:20:39","name":"gas: Mention initial support for Intel APX in NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228162039.781726-1-hjl.tools@gmail.com/mbox/"},{"id":183796,"url":"https://patchwork.plctlab.org/api/1.2/patches/183796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfda42d963b25d850378908cba48533561fc5577.1703790579.git.nvinson234@gmail.com/","msgid":"","list_archive_url":null,"date":"2023-12-28T19:10:09","name":"[binutils] libctf: Remove undefined functions from ver. map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfda42d963b25d850378908cba48533561fc5577.1703790579.git.nvinson234@gmail.com/mbox/"},{"id":183935,"url":"https://patchwork.plctlab.org/api/1.2/patches/183935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229204311.186432-1-hjl.tools@gmail.com/","msgid":"<20231229204311.186432-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T20:43:11","name":"Fix x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229204311.186432-1-hjl.tools@gmail.com/mbox/"},{"id":183957,"url":"https://patchwork.plctlab.org/api/1.2/patches/183957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-1-hjl.tools@gmail.com/","msgid":"<20231229235033.338761-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T23:50:32","name":"[1/2] x86: Don'\''t use .insn with '\''/'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-1-hjl.tools@gmail.com/mbox/"},{"id":183958,"url":"https://patchwork.plctlab.org/api/1.2/patches/183958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-2-hjl.tools@gmail.com/","msgid":"<20231229235033.338761-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T23:50:33","name":"[2/2] x86: Append \"#pass\" to APX tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-2-hjl.tools@gmail.com/mbox/"},{"id":183975,"url":"https://patchwork.plctlab.org/api/1.2/patches/183975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e623545c-654d-48b4-1b53-54212664b2f@polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2023-12-30T00:32:42","name":"[committed] MAINTAINERS: Update my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e623545c-654d-48b4-1b53-54212664b2f@polyomino.org.uk/mbox/"},{"id":184014,"url":"https://patchwork.plctlab.org/api/1.2/patches/184014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231230145506.416432-1-hjl.tools@gmail.com/","msgid":"<20231230145506.416432-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-30T14:55:06","name":"ld: Run ld-scripts/fill2 only for BFD64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231230145506.416432-1-hjl.tools@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-12/mbox/"},{"id":57,"url":"https://patchwork.plctlab.org/api/1.2/bundles/57/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2024-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":184157,"url":"https://patchwork.plctlab.org/api/1.2/patches/184157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240101115309.614317-1-bugaevc@gmail.com/","msgid":"<20240101115309.614317-1-bugaevc@gmail.com>","list_archive_url":null,"date":"2024-01-01T11:53:09","name":"[binutils] Add support for the aarch64-gnu target (GNU/Hurd on AArch64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240101115309.614317-1-bugaevc@gmail.com/mbox/"},{"id":184551,"url":"https://patchwork.plctlab.org/api/1.2/patches/184551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-6-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-6-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:19","name":"[05/12] aarch64: Add support for the SYSP 128-bit system instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-6-victor.donascimento@arm.com/mbox/"},{"id":184550,"url":"https://patchwork.plctlab.org/api/1.2/patches/184550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-7-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-7-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:20","name":"[06/12] aarch64: Apply narrowing of allowed immediate values for SYSP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-7-victor.donascimento@arm.com/mbox/"},{"id":184553,"url":"https://patchwork.plctlab.org/api/1.2/patches/184553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-9-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-9-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:22","name":"[08/12] aarch64: Implement TLBIP 128-bit instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-9-victor.donascimento@arm.com/mbox/"},{"id":184643,"url":"https://patchwork.plctlab.org/api/1.2/patches/184643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-3-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:14","name":"[V4,02/14] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-3-indu.bhagat@oracle.com/mbox/"},{"id":184640,"url":"https://patchwork.plctlab.org/api/1.2/patches/184640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-4-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:15","name":"[V4,03/14] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-4-indu.bhagat@oracle.com/mbox/"},{"id":184642,"url":"https://patchwork.plctlab.org/api/1.2/patches/184642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-5-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:16","name":"[V4,04/14] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-5-indu.bhagat@oracle.com/mbox/"},{"id":184655,"url":"https://patchwork.plctlab.org/api/1.2/patches/184655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-7-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:18","name":"[V4,06/14] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-7-indu.bhagat@oracle.com/mbox/"},{"id":184641,"url":"https://patchwork.plctlab.org/api/1.2/patches/184641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-8-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:19","name":"[V4,07/14] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-8-indu.bhagat@oracle.com/mbox/"},{"id":184647,"url":"https://patchwork.plctlab.org/api/1.2/patches/184647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-9-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:20","name":"[V4,08/14] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-9-indu.bhagat@oracle.com/mbox/"},{"id":184654,"url":"https://patchwork.plctlab.org/api/1.2/patches/184654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-11-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:22","name":"[V4,10/14] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-11-indu.bhagat@oracle.com/mbox/"},{"id":184646,"url":"https://patchwork.plctlab.org/api/1.2/patches/184646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-12-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:23","name":"[V4,11/14] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-12-indu.bhagat@oracle.com/mbox/"},{"id":184645,"url":"https://patchwork.plctlab.org/api/1.2/patches/184645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-14-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:25","name":"[V4,13/14] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-14-indu.bhagat@oracle.com/mbox/"},{"id":184653,"url":"https://patchwork.plctlab.org/api/1.2/patches/184653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-15-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:26","name":"[V4,14/14] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-15-indu.bhagat@oracle.com/mbox/"},{"id":184657,"url":"https://patchwork.plctlab.org/api/1.2/patches/184657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103074341.3858511-1-indu.bhagat@oracle.com/","msgid":"<20240103074341.3858511-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:43:41","name":"[V4,09/14] opcodes: i386: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103074341.3858511-1-indu.bhagat@oracle.com/mbox/"},{"id":184875,"url":"https://patchwork.plctlab.org/api/1.2/patches/184875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103233114.2934547-1-sam@rfc1149.net/","msgid":"<20240103233114.2934547-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-03T23:31:14","name":"gas/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103233114.2934547-1-sam@rfc1149.net/mbox/"},{"id":184880,"url":"https://patchwork.plctlab.org/api/1.2/patches/184880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104003131.820681-2-mark@klomp.org/","msgid":"<20240104003131.820681-2-mark@klomp.org>","list_archive_url":null,"date":"2024-01-04T00:31:31","name":"bfd: riscv_maybe_function_sym check _bfd_elf_is_local_label_name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104003131.820681-2-mark@klomp.org/mbox/"},{"id":184894,"url":"https://patchwork.plctlab.org/api/1.2/patches/184894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104021740.1203-1-jinma@linux.alibaba.com/","msgid":"<20240104021740.1203-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2024-01-04T02:17:40","name":"[v2] RISC-V: T-HEAD: Fix wrong instruction encoding for th.vsetvli","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104021740.1203-1-jinma@linux.alibaba.com/mbox/"},{"id":184982,"url":"https://patchwork.plctlab.org/api/1.2/patches/184982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104120957.3249028-1-sam@rfc1149.net/","msgid":"<20240104120957.3249028-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-04T12:09:57","name":"gdb/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104120957.3249028-1-sam@rfc1149.net/mbox/"},{"id":185075,"url":"https://patchwork.plctlab.org/api/1.2/patches/185075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104164416.3594831-1-sam@rfc1149.net/","msgid":"<20240104164416.3594831-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-04T16:44:16","name":"[v2] gas/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104164416.3594831-1-sam@rfc1149.net/mbox/"},{"id":185192,"url":"https://patchwork.plctlab.org/api/1.2/patches/185192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105020044.2973378-1-cailulu@loongson.cn/","msgid":"<20240105020044.2973378-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-05T02:00:44","name":"LoongArch: Discard extra spaces in objdump output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105020044.2973378-1-cailulu@loongson.cn/mbox/"},{"id":185263,"url":"https://patchwork.plctlab.org/api/1.2/patches/185263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9909058-f0d7-497a-834b-be7dc8045a92@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:25:17","name":"Arm/doc: separate @code from @item for older makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9909058-f0d7-497a-834b-be7dc8045a92@suse.com/mbox/"},{"id":185283,"url":"https://patchwork.plctlab.org/api/1.2/patches/185283/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b45b3cbe-a031-4704-aed0-b9de48a7ae28@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:31:23","name":"PPC64/ELF: adjust comment wrt ABI versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b45b3cbe-a031-4704-aed0-b9de48a7ae28@suse.com/mbox/"},{"id":185284,"url":"https://patchwork.plctlab.org/api/1.2/patches/185284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6c4d0e6-e510-4e8a-b373-ab5d08dd6fa2@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:31:57","name":"x86: actually implement .noopt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6c4d0e6-e510-4e8a-b373-ab5d08dd6fa2@suse.com/mbox/"},{"id":185311,"url":"https://patchwork.plctlab.org/api/1.2/patches/185311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da8cdf08-dd1e-41f0-80ea-30a945876aad@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T09:05:04","name":"x86: FMA insns aren'\''t eligible to VEX2 encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da8cdf08-dd1e-41f0-80ea-30a945876aad@suse.com/mbox/"},{"id":185314,"url":"https://patchwork.plctlab.org/api/1.2/patches/185314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105091744.125622-1-changjiachen@stu.xupt.edu.cn/","msgid":"<20240105091744.125622-1-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2024-01-05T09:17:44","name":"[v1] LoongArch: ld: Adjusted some code order in relax.exp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105091744.125622-1-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":185376,"url":"https://patchwork.plctlab.org/api/1.2/patches/185376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3f8baa5-efd8-4f24-8bfc-1193adf312ba@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T12:15:22","name":"x86: add missing APX logic to cpu_flags_match()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3f8baa5-efd8-4f24-8bfc-1193adf312ba@suse.com/mbox/"},{"id":185549,"url":"https://patchwork.plctlab.org/api/1.2/patches/185549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-2-hjl.tools@gmail.com/","msgid":"<20240105215015.1123568-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-05T21:50:14","name":"[1/2] elf: Add elf_backend_add_glibc_version_dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-2-hjl.tools@gmail.com/mbox/"},{"id":185548,"url":"https://patchwork.plctlab.org/api/1.2/patches/185548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-3-hjl.tools@gmail.com/","msgid":"<20240105215015.1123568-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-05T21:50:15","name":"[2/2] ld: Add --enable-make-plt configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-3-hjl.tools@gmail.com/mbox/"},{"id":185614,"url":"https://patchwork.plctlab.org/api/1.2/patches/185614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106072342.31696-1-hejinyang@loongson.cn/","msgid":"<20240106072342.31696-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2024-01-06T07:23:42","name":"LoongArch: Make align symbol be in same section with alignment directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106072342.31696-1-hejinyang@loongson.cn/mbox/"},{"id":185626,"url":"https://patchwork.plctlab.org/api/1.2/patches/185626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106112043.4095220-1-indu.bhagat@oracle.com/","msgid":"<20240106112043.4095220-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-06T11:20:43","name":"[COMMITTED] gas: sframe: fix some typos in code comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106112043.4095220-1-indu.bhagat@oracle.com/mbox/"},{"id":185640,"url":"https://patchwork.plctlab.org/api/1.2/patches/185640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106150356.153214-1-hjl.tools@gmail.com/","msgid":"<20240106150356.153214-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T15:03:56","name":"ld: Adjust x86 and x86-64 tests for -z mark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106150356.153214-1-hjl.tools@gmail.com/mbox/"},{"id":185690,"url":"https://patchwork.plctlab.org/api/1.2/patches/185690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-2-hjl.tools@gmail.com/","msgid":"<20240106221001.1754844-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T22:10:00","name":"[v2,1/2] elf: Add elf_backend_add_glibc_version_dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-2-hjl.tools@gmail.com/mbox/"},{"id":185689,"url":"https://patchwork.plctlab.org/api/1.2/patches/185689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-3-hjl.tools@gmail.com/","msgid":"<20240106221001.1754844-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T22:10:01","name":"[v2,2/2] ld: Add --enable-mark-plt configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-3-hjl.tools@gmail.com/mbox/"},{"id":185758,"url":"https://patchwork.plctlab.org/api/1.2/patches/185758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240107200734.209130-1-hjl.tools@gmail.com/","msgid":"<20240107200734.209130-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-07T20:07:34","name":"i386: Correct adcx suffix in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240107200734.209130-1-hjl.tools@gmail.com/mbox/"},{"id":185807,"url":"https://patchwork.plctlab.org/api/1.2/patches/185807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108035030.342439-1-cailulu@loongson.cn/","msgid":"<20240108035030.342439-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-08T03:50:30","name":"LoongArch: Discard extra spaces in objdump output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108035030.342439-1-cailulu@loongson.cn/mbox/"},{"id":185833,"url":"https://patchwork.plctlab.org/api/1.2/patches/185833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108075310.1750454-1-lin1.hu@intel.com/","msgid":"<20240108075310.1750454-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2024-01-08T07:53:10","name":"i386: Use .insn describe jmpabs'\''s testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108075310.1750454-1-lin1.hu@intel.com/mbox/"},{"id":185845,"url":"https://patchwork.plctlab.org/api/1.2/patches/185845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108084709.558270-1-mengqinggang@loongson.cn/","msgid":"<20240108084709.558270-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-08T08:47:09","name":"LoongArch: Fix relaxation overflow caused by section alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108084709.558270-1-mengqinggang@loongson.cn/mbox/"},{"id":185993,"url":"https://patchwork.plctlab.org/api/1.2/patches/185993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-2-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:30","name":"[v3,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-2-mary.bennett@embecosm.com/mbox/"},{"id":186003,"url":"https://patchwork.plctlab.org/api/1.2/patches/186003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-3-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:31","name":"[v3,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-3-mary.bennett@embecosm.com/mbox/"},{"id":185994,"url":"https://patchwork.plctlab.org/api/1.2/patches/185994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-4-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:32","name":"[v3,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-4-mary.bennett@embecosm.com/mbox/"},{"id":186108,"url":"https://patchwork.plctlab.org/api/1.2/patches/186108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com/","msgid":"<1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com>","list_archive_url":null,"date":"2024-01-08T18:55:49","name":"[committed] MAINTAINERS: Update my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com/mbox/"},{"id":186183,"url":"https://patchwork.plctlab.org/api/1.2/patches/186183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-1-indu.bhagat@oracle.com/","msgid":"<20240109011229.4191052-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-09T01:12:28","name":"opcodes: i386: fix dw2_regnum data type in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-1-indu.bhagat@oracle.com/mbox/"},{"id":186184,"url":"https://patchwork.plctlab.org/api/1.2/patches/186184/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-2-indu.bhagat@oracle.com/","msgid":"<20240109011229.4191052-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-09T01:12:29","name":"opcodes: gas: i386: use Rex2 as attribute not constraint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-2-indu.bhagat@oracle.com/mbox/"},{"id":186348,"url":"https://patchwork.plctlab.org/api/1.2/patches/186348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87il42it42.fsf@redhat.com/","msgid":"<87il42it42.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-09T12:33:33","name":"Commit: Sync libiberty with gcc master version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87il42it42.fsf@redhat.com/mbox/"},{"id":186414,"url":"https://patchwork.plctlab.org/api/1.2/patches/186414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109143028.771373-1-hjl.tools@gmail.com/","msgid":"<20240109143028.771373-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-09T14:30:28","name":"x86: Don'\''t check R_386_NONE nor R_X86_64_NONE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109143028.771373-1-hjl.tools@gmail.com/mbox/"},{"id":186427,"url":"https://patchwork.plctlab.org/api/1.2/patches/186427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZZ1bUySIbWHce7dl@gmail.com/","msgid":"","list_archive_url":null,"date":"2024-01-09T14:42:27","name":"[v2] x86: Don'\''t check R_386_NONE nor R_X86_64_NONE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZZ1bUySIbWHce7dl@gmail.com/mbox/"},{"id":186506,"url":"https://patchwork.plctlab.org/api/1.2/patches/186506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183046.1044824-1-vladimir.mezentsev@oracle.com/","msgid":"<20240109183046.1044824-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-09T18:30:46","name":"gprofng: 31123 improvements to hardware event implementation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183046.1044824-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":186508,"url":"https://patchwork.plctlab.org/api/1.2/patches/186508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183108.1044974-1-vladimir.mezentsev@oracle.com/","msgid":"<20240109183108.1044974-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-09T18:31:08","name":"gprofng: add an examples directory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183108.1044974-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":186853,"url":"https://patchwork.plctlab.org/api/1.2/patches/186853/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmsh5r9u.fsf@redhat.com/","msgid":"<87wmsh5r9u.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-10T12:03:57","name":"Commit: Sync top level configure and makefiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmsh5r9u.fsf@redhat.com/mbox/"},{"id":187103,"url":"https://patchwork.plctlab.org/api/1.2/patches/187103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240110231129.831974-1-indu.bhagat@oracle.com/","msgid":"<20240110231129.831974-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-10T23:11:29","name":"gas: sframe: warn when skipping SFrame FDE generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240110231129.831974-1-indu.bhagat@oracle.com/mbox/"},{"id":187156,"url":"https://patchwork.plctlab.org/api/1.2/patches/187156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111040236.1482061-1-vladimir.mezentsev@oracle.com/","msgid":"<20240111040236.1482061-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-11T04:02:36","name":"gprofng: 30889 can'\''t compile without large file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111040236.1482061-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187215,"url":"https://patchwork.plctlab.org/api/1.2/patches/187215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-2-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:05","name":"[V5,01/16] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-2-indu.bhagat@oracle.com/mbox/"},{"id":187205,"url":"https://patchwork.plctlab.org/api/1.2/patches/187205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-3-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:06","name":"[V5,02/16] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-3-indu.bhagat@oracle.com/mbox/"},{"id":187210,"url":"https://patchwork.plctlab.org/api/1.2/patches/187210/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-4-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:07","name":"[V5,03/16] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-4-indu.bhagat@oracle.com/mbox/"},{"id":187203,"url":"https://patchwork.plctlab.org/api/1.2/patches/187203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-5-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:08","name":"[V5,04/16] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-5-indu.bhagat@oracle.com/mbox/"},{"id":187204,"url":"https://patchwork.plctlab.org/api/1.2/patches/187204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-6-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:09","name":"[V5,05/16] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-6-indu.bhagat@oracle.com/mbox/"},{"id":187218,"url":"https://patchwork.plctlab.org/api/1.2/patches/187218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-7-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:10","name":"[V5,06/16] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-7-indu.bhagat@oracle.com/mbox/"},{"id":187206,"url":"https://patchwork.plctlab.org/api/1.2/patches/187206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-8-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:11","name":"[V5,07/16] gas: add new command line option --scfi=experimental","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-8-indu.bhagat@oracle.com/mbox/"},{"id":187211,"url":"https://patchwork.plctlab.org/api/1.2/patches/187211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-9-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:12","name":"[V5,08/16] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-9-indu.bhagat@oracle.com/mbox/"},{"id":187207,"url":"https://patchwork.plctlab.org/api/1.2/patches/187207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-10-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:13","name":"[V5,09/16] opcodes: i386: fix dw2_regnum data type in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-10-indu.bhagat@oracle.com/mbox/"},{"id":187219,"url":"https://patchwork.plctlab.org/api/1.2/patches/187219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-11-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:14","name":"[V5,10/16] opcodes: gas: i386: define and use Rex2 as attribute not constraint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-11-indu.bhagat@oracle.com/mbox/"},{"id":187216,"url":"https://patchwork.plctlab.org/api/1.2/patches/187216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-12-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:15","name":"[V5,11/16] opcodes: i386: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-12-indu.bhagat@oracle.com/mbox/"},{"id":187213,"url":"https://patchwork.plctlab.org/api/1.2/patches/187213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-13-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:16","name":"[V5,12/16] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-13-indu.bhagat@oracle.com/mbox/"},{"id":187212,"url":"https://patchwork.plctlab.org/api/1.2/patches/187212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-14-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:17","name":"[V5,13/16] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-14-indu.bhagat@oracle.com/mbox/"},{"id":187209,"url":"https://patchwork.plctlab.org/api/1.2/patches/187209/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-15-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:18","name":"[V5,14/16] opcodes: i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-15-indu.bhagat@oracle.com/mbox/"},{"id":187208,"url":"https://patchwork.plctlab.org/api/1.2/patches/187208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-16-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:19","name":"[V5,15/16] gas: testsuite: add an x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-16-indu.bhagat@oracle.com/mbox/"},{"id":187217,"url":"https://patchwork.plctlab.org/api/1.2/patches/187217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-17-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-17-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:20","name":"[V5,16/16] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-17-indu.bhagat@oracle.com/mbox/"},{"id":187264,"url":"https://patchwork.plctlab.org/api/1.2/patches/187264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111092206.4134322-1-lili.cui@intel.com/","msgid":"<20240111092206.4134322-1-lili.cui@intel.com>","list_archive_url":null,"date":"2024-01-11T09:22:06","name":"x86: Fix indentation and use true/false instead of 1/0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111092206.4134322-1-lili.cui@intel.com/mbox/"},{"id":187448,"url":"https://patchwork.plctlab.org/api/1.2/patches/187448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111164820.1647540-1-vladimir.mezentsev@oracle.com/","msgid":"<20240111164820.1647540-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-11T16:48:20","name":"gprofng: fix 3 bugzillas against gp-display-html","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111164820.1647540-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187482,"url":"https://patchwork.plctlab.org/api/1.2/patches/187482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111202005.11209-1-david.faust@oracle.com/","msgid":"<20240111202005.11209-1-david.faust@oracle.com>","list_archive_url":null,"date":"2024-01-11T20:20:05","name":"bpf: fix relocation addend incorrect symbol value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111202005.11209-1-david.faust@oracle.com/mbox/"},{"id":187535,"url":"https://patchwork.plctlab.org/api/1.2/patches/187535/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com/","msgid":"<7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:42:08","name":"[03/11] aarch64: Fix option parsing to disallow prefixes of valid options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com/mbox/"},{"id":187536,"url":"https://patchwork.plctlab.org/api/1.2/patches/187536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com/","msgid":"<412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:42:36","name":"[04/11] aarch64: Add +jscvt flag for existing fjcvtzs instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com/mbox/"},{"id":187537,"url":"https://patchwork.plctlab.org/api/1.2/patches/187537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com/","msgid":"<3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:44:10","name":"[07/11] aarch64: Add +rcpc2 flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com/mbox/"},{"id":187539,"url":"https://patchwork.plctlab.org/api/1.2/patches/187539/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com/","msgid":"<3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:44:46","name":"[08/11] aarch64: Add +wfxt flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com/mbox/"},{"id":187538,"url":"https://patchwork.plctlab.org/api/1.2/patches/187538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aeb67e01-d588-51a0-9992-d409187c1ea1@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:45:25","name":"[09/11] aarch64: Add +xs flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aeb67e01-d588-51a0-9992-d409187c1ea1@e124511.cambridge.arm.com/mbox/"},{"id":187540,"url":"https://patchwork.plctlab.org/api/1.2/patches/187540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fbe2b3db-35fc-b276-8273-f8022d9561a0@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:45:57","name":"[10/11] aarch64: Make FEAT_ASMv8p2 instruction aliases always available","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fbe2b3db-35fc-b276-8273-f8022d9561a0@e124511.cambridge.arm.com/mbox/"},{"id":187541,"url":"https://patchwork.plctlab.org/api/1.2/patches/187541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfa2cebe-cf88-e3cc-73de-03898af67914@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:46:31","name":"[11/11] aarch64: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfa2cebe-cf88-e3cc-73de-03898af67914@e124511.cambridge.arm.com/mbox/"},{"id":187562,"url":"https://patchwork.plctlab.org/api/1.2/patches/187562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112041054.1836291-1-vladimir.mezentsev@oracle.com/","msgid":"<20240112041054.1836291-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-12T04:10:54","name":"gprofng: 30889 can'\''t compile without large file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112041054.1836291-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187603,"url":"https://patchwork.plctlab.org/api/1.2/patches/187603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com/","msgid":"<9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com>","list_archive_url":null,"date":"2024-01-12T08:57:06","name":"x86: support APX forms of U{RD,WR}MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com/mbox/"},{"id":187604,"url":"https://patchwork.plctlab.org/api/1.2/patches/187604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c39fa6ba-927c-4828-bb65-69bc8a774535@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T08:58:00","name":"x86: drop redundant EVex128 from PUSH2/POP2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c39fa6ba-927c-4828-bb65-69bc8a774535@suse.com/mbox/"},{"id":187605,"url":"https://patchwork.plctlab.org/api/1.2/patches/187605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com/","msgid":"<87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com>","list_archive_url":null,"date":"2024-01-12T08:58:31","name":"x86-64: Dwarf2 register numbers for %bnd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com/mbox/"},{"id":187629,"url":"https://patchwork.plctlab.org/api/1.2/patches/187629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e70532c4-ff32-44b4-8e17-a32557e1d857@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T09:42:22","name":"x86/APX: be consistent with insn suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e70532c4-ff32-44b4-8e17-a32557e1d857@suse.com/mbox/"},{"id":187714,"url":"https://patchwork.plctlab.org/api/1.2/patches/187714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c04b9d63-5bea-44fa-95b2-ec5a40e997b7@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T12:00:00","name":"x86/APX: optimize MOVBE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c04b9d63-5bea-44fa-95b2-ec5a40e997b7@suse.com/mbox/"},{"id":187722,"url":"https://patchwork.plctlab.org/api/1.2/patches/187722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com/","msgid":"<69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com>","list_archive_url":null,"date":"2024-01-12T12:40:42","name":"x86/APX: VROUND{P,S}{S,D} can generally be encoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com/mbox/"},{"id":187793,"url":"https://patchwork.plctlab.org/api/1.2/patches/187793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-4-victor.donascimento@arm.com/","msgid":"<20240112165637.2522719-4-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-12T16:56:17","name":"[3/8] aarch64: rcpc3: Define address operand fields and inserter/extractors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-4-victor.donascimento@arm.com/mbox/"},{"id":187794,"url":"https://patchwork.plctlab.org/api/1.2/patches/187794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-9-victor.donascimento@arm.com/","msgid":"<20240112165637.2522719-9-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-12T16:56:22","name":"[8/8] aarch64: rcpc3: Add FP load/store insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-9-victor.donascimento@arm.com/mbox/"},{"id":188084,"url":"https://patchwork.plctlab.org/api/1.2/patches/188084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73155200-f7c2-4226-b4be-4a320ea82044@arm.com/","msgid":"<73155200-f7c2-4226-b4be-4a320ea82044@arm.com>","list_archive_url":null,"date":"2024-01-15T09:28:28","name":"[1/6,Binutils] aarch64: Add support for FEAT_B16B16 instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73155200-f7c2-4226-b4be-4a320ea82044@arm.com/mbox/"},{"id":188086,"url":"https://patchwork.plctlab.org/api/1.2/patches/188086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bebdba74-43b9-48dc-bb2a-11a70da93208@arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-15T09:35:55","name":"[3/6,Binutils] aarch64: Add support for FEAT_SVE2p1.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bebdba74-43b9-48dc-bb2a-11a70da93208@arm.com/mbox/"},{"id":188089,"url":"https://patchwork.plctlab.org/api/1.2/patches/188089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com/","msgid":"<4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com>","list_archive_url":null,"date":"2024-01-15T09:38:39","name":"PATCH 5/6][Binutils] aarch64: Add SVE2.1 fmin and fmax instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com/mbox/"},{"id":188090,"url":"https://patchwork.plctlab.org/api/1.2/patches/188090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6caee7e1-c16d-402d-9a14-e55b97244128@arm.com/","msgid":"<6caee7e1-c16d-402d-9a14-e55b97244128@arm.com>","list_archive_url":null,"date":"2024-01-15T09:40:11","name":"[6/6,Binutils] aarch64: Add SVE2.1 Contiguous load/store instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6caee7e1-c16d-402d-9a14-e55b97244128@arm.com/mbox/"},{"id":188111,"url":"https://patchwork.plctlab.org/api/1.2/patches/188111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com/","msgid":"<82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-15T11:20:20","name":"[2/2] aarch64: Fix tlbi and tlbip instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com/mbox/"},{"id":188120,"url":"https://patchwork.plctlab.org/api/1.2/patches/188120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-2-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:15","name":"[COMMITTED,01/15] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-2-indu.bhagat@oracle.com/mbox/"},{"id":188119,"url":"https://patchwork.plctlab.org/api/1.2/patches/188119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-3-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:16","name":"[COMMITTED,02/15] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-3-indu.bhagat@oracle.com/mbox/"},{"id":188123,"url":"https://patchwork.plctlab.org/api/1.2/patches/188123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-4-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:17","name":"[COMMITTED,03/15] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-4-indu.bhagat@oracle.com/mbox/"},{"id":188121,"url":"https://patchwork.plctlab.org/api/1.2/patches/188121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-5-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:18","name":"[COMMITTED,04/15] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-5-indu.bhagat@oracle.com/mbox/"},{"id":188124,"url":"https://patchwork.plctlab.org/api/1.2/patches/188124/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-6-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:19","name":"[COMMITTED,05/15] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-6-indu.bhagat@oracle.com/mbox/"},{"id":188125,"url":"https://patchwork.plctlab.org/api/1.2/patches/188125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-7-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:20","name":"[COMMITTED,06/15] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-7-indu.bhagat@oracle.com/mbox/"},{"id":188126,"url":"https://patchwork.plctlab.org/api/1.2/patches/188126/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-8-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:21","name":"[COMMITTED,07/15] gas: add new command line option --scfi=experimental","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-8-indu.bhagat@oracle.com/mbox/"},{"id":188129,"url":"https://patchwork.plctlab.org/api/1.2/patches/188129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-9-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:22","name":"[COMMITTED,08/15] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-9-indu.bhagat@oracle.com/mbox/"},{"id":188122,"url":"https://patchwork.plctlab.org/api/1.2/patches/188122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-11-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:24","name":"[COMMITTED,10/15] opcodes: x86: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-11-indu.bhagat@oracle.com/mbox/"},{"id":188131,"url":"https://patchwork.plctlab.org/api/1.2/patches/188131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-12-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:25","name":"[COMMITTED,11/15] gas: x86: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-12-indu.bhagat@oracle.com/mbox/"},{"id":188128,"url":"https://patchwork.plctlab.org/api/1.2/patches/188128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-13-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:26","name":"[COMMITTED,12/15] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-13-indu.bhagat@oracle.com/mbox/"},{"id":188127,"url":"https://patchwork.plctlab.org/api/1.2/patches/188127/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-14-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:27","name":"[COMMITTED,13/15] opcodes: i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-14-indu.bhagat@oracle.com/mbox/"},{"id":188130,"url":"https://patchwork.plctlab.org/api/1.2/patches/188130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-15-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:28","name":"[COMMITTED,14/15] gas: testsuite: add an x86 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-15-indu.bhagat@oracle.com/mbox/"},{"id":188132,"url":"https://patchwork.plctlab.org/api/1.2/patches/188132/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-16-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:29","name":"[COMMITTED,15/15] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-16-indu.bhagat@oracle.com/mbox/"},{"id":188228,"url":"https://patchwork.plctlab.org/api/1.2/patches/188228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115153542.2836054-1-hjl.tools@gmail.com/","msgid":"<20240115153542.2836054-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-15T15:35:42","name":"x86-64: Skip SCFI tests for x32 targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115153542.2836054-1-hjl.tools@gmail.com/mbox/"},{"id":188489,"url":"https://patchwork.plctlab.org/api/1.2/patches/188489/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-2-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:23","name":"[v4,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-2-mary.bennett@embecosm.com/mbox/"},{"id":188490,"url":"https://patchwork.plctlab.org/api/1.2/patches/188490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-3-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:24","name":"[v4,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-3-mary.bennett@embecosm.com/mbox/"},{"id":188491,"url":"https://patchwork.plctlab.org/api/1.2/patches/188491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-4-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:25","name":"[v4,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-4-mary.bennett@embecosm.com/mbox/"},{"id":188495,"url":"https://patchwork.plctlab.org/api/1.2/patches/188495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116110654.2411769-1-mengqinggang@loongson.cn/","msgid":"<20240116110654.2411769-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-16T11:06:54","name":"LoongArch: Do not emit R_LARCH_RELAX for two register macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116110654.2411769-1-mengqinggang@loongson.cn/mbox/"},{"id":188528,"url":"https://patchwork.plctlab.org/api/1.2/patches/188528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116135729.2479347-1-steve@sk2.org/","msgid":"<20240116135729.2479347-1-steve@sk2.org>","list_archive_url":null,"date":"2024-01-16T13:57:29","name":"[v3] tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116135729.2479347-1-steve@sk2.org/mbox/"},{"id":188812,"url":"https://patchwork.plctlab.org/api/1.2/patches/188812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87frywmact.fsf@redhat.com/","msgid":"<87frywmact.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-17T12:07:46","name":"Commit: Bring in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87frywmact.fsf@redhat.com/mbox/"},{"id":188881,"url":"https://patchwork.plctlab.org/api/1.2/patches/188881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117154637.1735065-1-hjl.tools@gmail.com/","msgid":"<20240117154637.1735065-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-17T15:46:37","name":"ld: Put all emulation options in ldlex.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117154637.1735065-1-hjl.tools@gmail.com/mbox/"},{"id":188885,"url":"https://patchwork.plctlab.org/api/1.2/patches/188885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117161047.1971227-1-hjl.tools@gmail.com/","msgid":"<20240117161047.1971227-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-17T16:10:47","name":"Update x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117161047.1971227-1-hjl.tools@gmail.com/mbox/"},{"id":188970,"url":"https://patchwork.plctlab.org/api/1.2/patches/188970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZahfrwaOWnX/Pq3Z@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-17T23:15:59","name":"PR30824 internal error with -z pack-relative-relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZahfrwaOWnX/Pq3Z@squeak.grove.modra.org/mbox/"},{"id":189020,"url":"https://patchwork.plctlab.org/api/1.2/patches/189020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118073528.4129487-1-hau.hsu@sifive.com/","msgid":"<20240118073528.4129487-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-01-18T07:35:28","name":"RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118073528.4129487-1-hau.hsu@sifive.com/mbox/"},{"id":189198,"url":"https://patchwork.plctlab.org/api/1.2/patches/189198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-2-jremus@linux.ibm.com/","msgid":"<20240118130926.1221753-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-01-18T13:09:25","name":"[1/2] s390: Whitespace fixes in conditional branch flavor descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-2-jremus@linux.ibm.com/mbox/"},{"id":189199,"url":"https://patchwork.plctlab.org/api/1.2/patches/189199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-3-jremus@linux.ibm.com/","msgid":"<20240118130926.1221753-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-01-18T13:09:26","name":"[2/2] s390: Use proper string lengths when parsing opcode table flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-3-jremus@linux.ibm.com/mbox/"},{"id":189506,"url":"https://patchwork.plctlab.org/api/1.2/patches/189506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78991069-9936-49d9-935f-4bd40457636b@suse.com/","msgid":"<78991069-9936-49d9-935f-4bd40457636b@suse.com>","list_archive_url":null,"date":"2024-01-19T10:49:54","name":"x86: make \"-msyntax=intel -mnaked-reg\" match \".intel_syntax noprefix\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78991069-9936-49d9-935f-4bd40457636b@suse.com/mbox/"},{"id":189513,"url":"https://patchwork.plctlab.org/api/1.2/patches/189513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com/","msgid":"<2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com>","list_archive_url":null,"date":"2024-01-19T10:51:44","name":"[v2] x86/APX: optimize MOVBE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com/mbox/"},{"id":189514,"url":"https://patchwork.plctlab.org/api/1.2/patches/189514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com/","msgid":"<98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com>","list_archive_url":null,"date":"2024-01-19T10:52:25","name":"[v2] x86: actually implement .noopt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com/mbox/"},{"id":189528,"url":"https://patchwork.plctlab.org/api/1.2/patches/189528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com/","msgid":"<2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com>","list_archive_url":null,"date":"2024-01-19T11:25:04","name":"[1/2] x86/APX: no need to have decode go through x86_64_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com/mbox/"},{"id":189529,"url":"https://patchwork.plctlab.org/api/1.2/patches/189529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f630b8f6-31bf-442b-8c14-f93cb8c0f9df@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-19T11:25:54","name":"[2/2] x86/APX: TILE{RELEASE,ZERO} have no EVEX encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f630b8f6-31bf-442b-8c14-f93cb8c0f9df@suse.com/mbox/"},{"id":189540,"url":"https://patchwork.plctlab.org/api/1.2/patches/189540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875xzplf8g.fsf@redhat.com/","msgid":"<875xzplf8g.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-19T11:44:31","name":"Commit: Add multilib.am to src-release.sh'\''s list of top level files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875xzplf8g.fsf@redhat.com/mbox/"},{"id":189578,"url":"https://patchwork.plctlab.org/api/1.2/patches/189578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8734utl75y.fsf@redhat.com/","msgid":"<8734utl75y.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-19T14:38:49","name":"Commit: Display the contents of .eh_frame_hdr alongside .eh_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8734utl75y.fsf@redhat.com/mbox/"},{"id":189579,"url":"https://patchwork.plctlab.org/api/1.2/patches/189579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119144359.390520-1-hjl.tools@gmail.com/","msgid":"<20240119144359.390520-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T14:43:59","name":"Update x86/APX: VROUND{P,S}{S,D} can generally be encoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119144359.390520-1-hjl.tools@gmail.com/mbox/"},{"id":189596,"url":"https://patchwork.plctlab.org/api/1.2/patches/189596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119152021.655954-1-hjl.tools@gmail.com/","msgid":"<20240119152021.655954-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T15:20:21","name":"Remove hosts/mipsbsd.h and scripttempl/mipsbsd.sc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119152021.655954-1-hjl.tools@gmail.com/mbox/"},{"id":189602,"url":"https://patchwork.plctlab.org/api/1.2/patches/189602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119160639.659155-1-hjl.tools@gmail.com/","msgid":"<20240119160639.659155-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T16:06:39","name":"ld: Remove scripttempl/elf_chaos.sc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119160639.659155-1-hjl.tools@gmail.com/mbox/"},{"id":189608,"url":"https://patchwork.plctlab.org/api/1.2/patches/189608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119164017.509102-1-xry111@xry111.site/","msgid":"<20240119164017.509102-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-19T16:38:24","name":"LoongArch: Fix some test failures about TLS desc and TLS relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119164017.509102-1-xry111@xry111.site/mbox/"},{"id":189664,"url":"https://patchwork.plctlab.org/api/1.2/patches/189664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-4-hjl.tools@gmail.com/","msgid":"<20240119194552.1255481-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T19:45:51","name":"[3/4] ld: Include the text section order file in PE COFF linker scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-4-hjl.tools@gmail.com/mbox/"},{"id":189663,"url":"https://patchwork.plctlab.org/api/1.2/patches/189663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-5-hjl.tools@gmail.com/","msgid":"<20240119194552.1255481-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T19:45:52","name":"[4/4] ld: Document --text-section-ordering-file FILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-5-hjl.tools@gmail.com/mbox/"},{"id":189703,"url":"https://patchwork.plctlab.org/api/1.2/patches/189703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240120024227.1566464-1-vladimir.mezentsev@oracle.com/","msgid":"<20240120024227.1566464-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-20T02:42:27","name":"Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240120024227.1566464-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":189788,"url":"https://patchwork.plctlab.org/api/1.2/patches/189788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121025527.1892303-1-mengqinggang@loongson.cn/","msgid":"<20240121025527.1892303-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-21T02:55:27","name":"LoongArch: gas: Don'\''t define LoongArch .align","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121025527.1892303-1-mengqinggang@loongson.cn/mbox/"},{"id":189789,"url":"https://patchwork.plctlab.org/api/1.2/patches/189789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121032326.1952820-1-mengqinggang@loongson.cn/","msgid":"<20240121032326.1952820-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-21T03:23:26","name":"LoongArch: gas: Start a new frag after instructions that can be relaxed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121032326.1952820-1-mengqinggang@loongson.cn/mbox/"},{"id":189841,"url":"https://patchwork.plctlab.org/api/1.2/patches/189841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121210142.568900-1-mark@klomp.org/","msgid":"<20240121210142.568900-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T21:01:42","name":"opcodes: tic4x_disassemble swap xcalloc arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121210142.568900-1-mark@klomp.org/mbox/"},{"id":189855,"url":"https://patchwork.plctlab.org/api/1.2/patches/189855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121231621.576801-1-mark@klomp.org/","msgid":"<20240121231621.576801-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:16:21","name":"libsframe: Fix calloc argument order in dump_sframe_header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121231621.576801-1-mark@klomp.org/mbox/"},{"id":189859,"url":"https://patchwork.plctlab.org/api/1.2/patches/189859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121234112.579191-1-mark@klomp.org/","msgid":"<20240121234112.579191-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:41:12","name":"binutils: Fix calloc argument order in coffgrok.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121234112.579191-1-mark@klomp.org/mbox/"},{"id":189860,"url":"https://patchwork.plctlab.org/api/1.2/patches/189860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121235038.580321-1-mark@klomp.org/","msgid":"<20240121235038.580321-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:50:38","name":"binutils: Fix calloc argument order in srconv.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121235038.580321-1-mark@klomp.org/mbox/"},{"id":189886,"url":"https://patchwork.plctlab.org/api/1.2/patches/189886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122022921.3008814-1-mengqinggang@loongson.cn/","msgid":"<20240122022921.3008814-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-22T02:29:21","name":"[v2] LoongArch: gas: Start a new frag after instructions that can be relaxed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122022921.3008814-1-mengqinggang@loongson.cn/mbox/"},{"id":190228,"url":"https://patchwork.plctlab.org/api/1.2/patches/190228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com/","msgid":"<5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com>","list_archive_url":null,"date":"2024-01-22T17:08:22","name":"Unable to build the AArch64 binutils sources with NDEBUG defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com/mbox/"},{"id":190238,"url":"https://patchwork.plctlab.org/api/1.2/patches/190238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd9bba79-7aca-622d-c6f2-92940aa2974a@oracle.com/","msgid":"","list_archive_url":null,"date":"2024-01-22T17:19:07","name":"Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd9bba79-7aca-622d-c6f2-92940aa2974a@oracle.com/mbox/"},{"id":190352,"url":"https://patchwork.plctlab.org/api/1.2/patches/190352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122191612.1678966-1-xry111@xry111.site/","msgid":"<20240122191612.1678966-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-22T19:14:03","name":"gas/NEWS, ld/NEWS: Announce LoongArch changes in 2.42","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122191612.1678966-1-xry111@xry111.site/mbox/"},{"id":190757,"url":"https://patchwork.plctlab.org/api/1.2/patches/190757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123070957.3398644-1-sam@gentoo.org/","msgid":"<20240123070957.3398644-1-sam@gentoo.org>","list_archive_url":null,"date":"2024-01-23T07:09:29","name":"[2.41,COMMITTED] Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123070957.3398644-1-sam@gentoo.org/mbox/"},{"id":190805,"url":"https://patchwork.plctlab.org/api/1.2/patches/190805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123093855.3617792-1-indu.bhagat@oracle.com/","msgid":"<20240123093855.3617792-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-23T09:38:55","name":"gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123093855.3617792-1-indu.bhagat@oracle.com/mbox/"},{"id":190861,"url":"https://patchwork.plctlab.org/api/1.2/patches/190861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123111325.36166-1-xry111@xry111.site/","msgid":"<20240123111325.36166-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-23T11:12:16","name":"[v2] gas/NEWS, ld/NEWS: Announce LoongArch changes in 2.42","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123111325.36166-1-xry111@xry111.site/mbox/"},{"id":190884,"url":"https://patchwork.plctlab.org/api/1.2/patches/190884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87fryomdy6.fsf@redhat.com/","msgid":"<87fryomdy6.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-23T12:28:17","name":"RFC: Document unexpected behaviour of --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87fryomdy6.fsf@redhat.com/mbox/"},{"id":190901,"url":"https://patchwork.plctlab.org/api/1.2/patches/190901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123130029.2100848-1-cailulu@loongson.cn/","msgid":"<20240123130029.2100848-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-23T13:00:29","name":"LoongArch: Fix the issue of excessive relocation generated by IE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123130029.2100848-1-cailulu@loongson.cn/mbox/"},{"id":191050,"url":"https://patchwork.plctlab.org/api/1.2/patches/191050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123162045.20625-1-piannetta@kalrayinc.com/","msgid":"<20240123162045.20625-1-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-01-23T16:20:45","name":"Add myself as the KVX port maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123162045.20625-1-piannetta@kalrayinc.com/mbox/"},{"id":191131,"url":"https://patchwork.plctlab.org/api/1.2/patches/191131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb1e06e9-e1e6-6f74-c888-b11e8387e1d5@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-23T18:30:52","name":"aarch64: Eliminate unused variable warnings with -DNDEBUG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb1e06e9-e1e6-6f74-c888-b11e8387e1d5@e124511.cambridge.arm.com/mbox/"},{"id":191382,"url":"https://patchwork.plctlab.org/api/1.2/patches/191382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124064046.1191952-1-indu.bhagat@oracle.com/","msgid":"<20240124064046.1191952-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T06:40:46","name":"[V2] gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124064046.1191952-1-indu.bhagat@oracle.com/mbox/"},{"id":191388,"url":"https://patchwork.plctlab.org/api/1.2/patches/191388/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-2-indu.bhagat@oracle.com/","msgid":"<20240124072629.1193542-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T07:26:28","name":"[V2,1/2] x86: testsuite: scfi: adjust COFI testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-2-indu.bhagat@oracle.com/mbox/"},{"id":191389,"url":"https://patchwork.plctlab.org/api/1.2/patches/191389/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-3-indu.bhagat@oracle.com/","msgid":"<20240124072629.1193542-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T07:26:29","name":"[V2,2/2] gas: scfi: untraceable control flow should be a hard error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-3-indu.bhagat@oracle.com/mbox/"},{"id":191449,"url":"https://patchwork.plctlab.org/api/1.2/patches/191449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-1-jiawei@iscas.ac.cn/","msgid":"<20240124093725.567220-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T09:37:24","name":"[v4,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-1-jiawei@iscas.ac.cn/mbox/"},{"id":191447,"url":"https://patchwork.plctlab.org/api/1.2/patches/191447/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-2-jiawei@iscas.ac.cn/","msgid":"<20240124093725.567220-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T09:37:25","name":"[v4,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-2-jiawei@iscas.ac.cn/mbox/"},{"id":191486,"url":"https://patchwork.plctlab.org/api/1.2/patches/191486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124112014.2675193-1-rjones@redhat.com/","msgid":"<20240124112014.2675193-1-rjones@redhat.com>","list_archive_url":null,"date":"2024-01-24T11:20:05","name":"binutils/windmc: Parse input correctly on big endian hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124112014.2675193-1-rjones@redhat.com/mbox/"},{"id":191556,"url":"https://patchwork.plctlab.org/api/1.2/patches/191556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124122523.384659-2-rjones@redhat.com/","msgid":"<20240124122523.384659-2-rjones@redhat.com>","list_archive_url":null,"date":"2024-01-24T12:25:23","name":"[v2] binutils/windmc: Parse input correctly on big endian hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124122523.384659-2-rjones@redhat.com/mbox/"},{"id":191579,"url":"https://patchwork.plctlab.org/api/1.2/patches/191579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124135055.4214-1-jiawei@iscas.ac.cn/","msgid":"<20240124135055.4214-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T13:50:55","name":"[v2] RISC-V: Add Zcmt instructions and csrs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124135055.4214-1-jiawei@iscas.ac.cn/mbox/"},{"id":191786,"url":"https://patchwork.plctlab.org/api/1.2/patches/191786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124225103.219222-1-hjl.tools@gmail.com/","msgid":"<20240124225103.219222-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-24T22:51:03","name":"ld: Improve --fatal-warnings for unknown command-line options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124225103.219222-1-hjl.tools@gmail.com/mbox/"},{"id":191792,"url":"https://patchwork.plctlab.org/api/1.2/patches/191792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZbGfgJ8PBNvw3e67@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-24T23:38:40","name":"riscv64-pei uninitialised data writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZbGfgJ8PBNvw3e67@squeak.grove.modra.org/mbox/"},{"id":192011,"url":"https://patchwork.plctlab.org/api/1.2/patches/192011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125112846.1999078-1-mengqinggang@loongson.cn/","msgid":"<20240125112846.1999078-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-25T11:28:46","name":"LoongArch: gas: Add support for s9 register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125112846.1999078-1-mengqinggang@loongson.cn/mbox/"},{"id":192082,"url":"https://patchwork.plctlab.org/api/1.2/patches/192082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125134238.174841-1-xry111@xry111.site/","msgid":"<20240125134238.174841-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-25T13:36:26","name":"LoongArch: Disallow TLS transition when a section contains TLS_IE64 or TLS_DESC64 reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125134238.174841-1-xry111@xry111.site/mbox/"},{"id":192143,"url":"https://patchwork.plctlab.org/api/1.2/patches/192143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125154319.788647-1-hjl.tools@gmail.com/","msgid":"<20240125154319.788647-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T15:43:19","name":"ld: Always call output_unknown_cmdline_warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125154319.788647-1-hjl.tools@gmail.com/mbox/"},{"id":192155,"url":"https://patchwork.plctlab.org/api/1.2/patches/192155/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125161127.893781-1-hjl.tools@gmail.com/","msgid":"<20240125161127.893781-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T16:11:27","name":"ld: Xfail PR ld/31289 tests for some targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125161127.893781-1-hjl.tools@gmail.com/mbox/"},{"id":192219,"url":"https://patchwork.plctlab.org/api/1.2/patches/192219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125180804.1175199-1-hjl.tools@gmail.com/","msgid":"<20240125180804.1175199-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T18:08:04","name":"elf: Add is_standard_elf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125180804.1175199-1-hjl.tools@gmail.com/mbox/"},{"id":192247,"url":"https://patchwork.plctlab.org/api/1.2/patches/192247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125183417.1234307-1-hjl.tools@gmail.com/","msgid":"<20240125183417.1234307-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T18:34:17","name":"ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125183417.1234307-1-hjl.tools@gmail.com/mbox/"},{"id":192288,"url":"https://patchwork.plctlab.org/api/1.2/patches/192288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125201102.1998061-1-hjl.tools@gmail.com/","msgid":"<20240125201102.1998061-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T20:11:02","name":"bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125201102.1998061-1-hjl.tools@gmail.com/mbox/"},{"id":192362,"url":"https://patchwork.plctlab.org/api/1.2/patches/192362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126031133.3457231-1-mengqinggang@loongson.cn/","msgid":"<20240126031133.3457231-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-26T03:11:33","name":"[v2] LoongArch: gas: Add support for s9 register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126031133.3457231-1-mengqinggang@loongson.cn/mbox/"},{"id":192366,"url":"https://patchwork.plctlab.org/api/1.2/patches/192366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126033932.3577932-1-mengqinggang@loongson.cn/","msgid":"<20240126033932.3577932-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-26T03:39:32","name":"LoongArch: Fix a bug of getting relocation type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126033932.3577932-1-mengqinggang@loongson.cn/mbox/"},{"id":192435,"url":"https://patchwork.plctlab.org/api/1.2/patches/192435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126090005.3265355-1-indu.bhagat@oracle.com/","msgid":"<20240126090005.3265355-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:00:05","name":"[V3] gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126090005.3265355-1-indu.bhagat@oracle.com/mbox/"},{"id":192464,"url":"https://patchwork.plctlab.org/api/1.2/patches/192464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-2-indu.bhagat@oracle.com/","msgid":"<20240126091917.3266816-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:19:16","name":"[V3,1/2] x86: testsuite: scfi: adjust COFI testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-2-indu.bhagat@oracle.com/mbox/"},{"id":192465,"url":"https://patchwork.plctlab.org/api/1.2/patches/192465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-3-indu.bhagat@oracle.com/","msgid":"<20240126091917.3266816-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:19:17","name":"[V3,2/2] gas: scfi: untraceable control flow should be a hard error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-3-indu.bhagat@oracle.com/mbox/"},{"id":192579,"url":"https://patchwork.plctlab.org/api/1.2/patches/192579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bee88f75-3a6a-4be7-9a7e-f877cd5a8a2e@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-26T12:29:11","name":"x86: move Q-suffix-to-REX.W translation logic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bee88f75-3a6a-4be7-9a7e-f877cd5a8a2e@suse.com/mbox/"},{"id":192596,"url":"https://patchwork.plctlab.org/api/1.2/patches/192596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-1-cailulu@loongson.cn/","msgid":"<20240126135540.3437675-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-26T13:55:39","name":"[1/2] LoongArch: Delete extra instructions when TLS type transition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-1-cailulu@loongson.cn/mbox/"},{"id":192597,"url":"https://patchwork.plctlab.org/api/1.2/patches/192597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-2-cailulu@loongson.cn/","msgid":"<20240126135540.3437675-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-26T13:55:40","name":"[2/2] LoongArch: Fix some test cases for TLS transition and relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-2-cailulu@loongson.cn/mbox/"},{"id":192601,"url":"https://patchwork.plctlab.org/api/1.2/patches/192601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135914.2400826-1-hjl.tools@gmail.com/","msgid":"<20240126135914.2400826-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T13:59:14","name":"elf: Rename is_standard_elf to uses_elf_em","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135914.2400826-1-hjl.tools@gmail.com/mbox/"},{"id":192714,"url":"https://patchwork.plctlab.org/api/1.2/patches/192714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126172815.3007950-1-hjl.tools@gmail.com/","msgid":"<20240126172815.3007950-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T17:28:15","name":"ld: Turn on --error-execstack for --warn-execstack --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126172815.3007950-1-hjl.tools@gmail.com/mbox/"},{"id":192734,"url":"https://patchwork.plctlab.org/api/1.2/patches/192734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126180948.3121701-1-hjl.tools@gmail.com/","msgid":"<20240126180948.3121701-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:09:48","name":"ld: Turn on --error-execstack/--error-rwx-segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126180948.3121701-1-hjl.tools@gmail.com/mbox/"},{"id":192761,"url":"https://patchwork.plctlab.org/api/1.2/patches/192761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-2-hjl.tools@gmail.com/","msgid":"<20240126185652.3464023-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:56:51","name":"[1/2] ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-2-hjl.tools@gmail.com/mbox/"},{"id":192762,"url":"https://patchwork.plctlab.org/api/1.2/patches/192762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-3-hjl.tools@gmail.com/","msgid":"<20240126185652.3464023-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:56:52","name":"[2/2] bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-3-hjl.tools@gmail.com/mbox/"},{"id":192789,"url":"https://patchwork.plctlab.org/api/1.2/patches/192789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214553.46536-1-hjl.tools@gmail.com/","msgid":"<20240126214553.46536-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:45:53","name":"[v2] ld: Turn on --error-execstack/--error-rwx-segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214553.46536-1-hjl.tools@gmail.com/mbox/"},{"id":192791,"url":"https://patchwork.plctlab.org/api/1.2/patches/192791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-2-hjl.tools@gmail.com/","msgid":"<20240126214609.46554-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:46:08","name":"[v2,1/2] ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-2-hjl.tools@gmail.com/mbox/"},{"id":192790,"url":"https://patchwork.plctlab.org/api/1.2/patches/192790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-3-hjl.tools@gmail.com/","msgid":"<20240126214609.46554-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:46:09","name":"[v2,2/2] bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-3-hjl.tools@gmail.com/mbox/"},{"id":193003,"url":"https://patchwork.plctlab.org/api/1.2/patches/193003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-1-cailulu@loongson.cn/","msgid":"<20240127131211.795952-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-27T13:12:10","name":"[1/2] LoongArch: Fix incorrect type transition under extreme cmodel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-1-cailulu@loongson.cn/mbox/"},{"id":193004,"url":"https://patchwork.plctlab.org/api/1.2/patches/193004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-2-cailulu@loongson.cn/","msgid":"<20240127131211.795952-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-27T13:12:11","name":"[2/2] LoongArch: update test cases about TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-2-cailulu@loongson.cn/mbox/"},{"id":193460,"url":"https://patchwork.plctlab.org/api/1.2/patches/193460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129131741.48824-1-nelson@rivosinc.com/","msgid":"<20240129131741.48824-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2024-01-29T13:17:41","name":"RISC-V: Don'\''t generate branch/jump relocation if symbol is local when no-relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129131741.48824-1-nelson@rivosinc.com/mbox/"},{"id":193661,"url":"https://patchwork.plctlab.org/api/1.2/patches/193661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129182803.4867-1-jose.marchesi@oracle.com/","msgid":"<20240129182803.4867-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2024-01-29T18:28:03","name":"bpf: there is no ldinddw nor ldabsdw instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129182803.4867-1-jose.marchesi@oracle.com/mbox/"},{"id":193729,"url":"https://patchwork.plctlab.org/api/1.2/patches/193729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zbgx8mkERXho4pOT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-29T23:17:06","name":"PR31314, chew crashing on use of uninitialized value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zbgx8mkERXho4pOT@squeak.grove.modra.org/mbox/"},{"id":193763,"url":"https://patchwork.plctlab.org/api/1.2/patches/193763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-2-tom@tromey.com/","msgid":"<20240130010540.1754740-2-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:31","name":"[1/3] Make several more BFD globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-2-tom@tromey.com/mbox/"},{"id":193764,"url":"https://patchwork.plctlab.org/api/1.2/patches/193764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-3-tom@tromey.com/","msgid":"<20240130010540.1754740-3-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:32","name":"[2/3] Do not call fputc from _bfd_doprnt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-3-tom@tromey.com/mbox/"},{"id":193765,"url":"https://patchwork.plctlab.org/api/1.2/patches/193765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-4-tom@tromey.com/","msgid":"<20240130010540.1754740-4-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:33","name":"[3/3] Introduce bfd_print_error function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-4-tom@tromey.com/mbox/"},{"id":193860,"url":"https://patchwork.plctlab.org/api/1.2/patches/193860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130063630.2931301-1-hau.hsu@sifive.com/","msgid":"<20240130063630.2931301-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-01-30T06:36:30","name":"[v2] RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130063630.2931301-1-hau.hsu@sifive.com/mbox/"},{"id":193892,"url":"https://patchwork.plctlab.org/api/1.2/patches/193892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130085431.737432-1-indu.bhagat@oracle.com/","msgid":"<20240130085431.737432-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-30T08:54:31","name":"[COMMITTED,2.42] gas: scfi: add missing ginsn-cofi-1 testcase files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130085431.737432-1-indu.bhagat@oracle.com/mbox/"},{"id":193994,"url":"https://patchwork.plctlab.org/api/1.2/patches/193994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-1-jiawei@iscas.ac.cn/","msgid":"<20240130110816.655087-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-30T11:08:15","name":"[v5,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-1-jiawei@iscas.ac.cn/mbox/"},{"id":193995,"url":"https://patchwork.plctlab.org/api/1.2/patches/193995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-2-jiawei@iscas.ac.cn/","msgid":"<20240130110816.655087-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-30T11:08:16","name":"[v5,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-2-jiawei@iscas.ac.cn/mbox/"},{"id":194179,"url":"https://patchwork.plctlab.org/api/1.2/patches/194179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b086ae27-bb91-4597-9392-63bfd0b41f35@gjlay.de/","msgid":"","list_archive_url":null,"date":"2024-01-30T13:53:18","name":"[avr,1/1] Addendum to PR31124: Don'\''t PROVIDE __flmap_init_label","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b086ae27-bb91-4597-9392-63bfd0b41f35@gjlay.de/mbox/"},{"id":194261,"url":"https://patchwork.plctlab.org/api/1.2/patches/194261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59148A03F40658E472D79B60807D2@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2024-01-30T18:21:25","name":"bfd: check for truncation with R_RISCV_32 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59148A03F40658E472D79B60807D2@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":194576,"url":"https://patchwork.plctlab.org/api/1.2/patches/194576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131083244.718579-1-syq@gcc.gnu.org/","msgid":"<20240131083244.718579-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-01-31T08:32:44","name":"MIPS: support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131083244.718579-1-syq@gcc.gnu.org/mbox/"},{"id":194770,"url":"https://patchwork.plctlab.org/api/1.2/patches/194770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-1-jiawei@iscas.ac.cn/","msgid":"<20240131141122.350700-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-31T14:11:21","name":"[v6,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-1-jiawei@iscas.ac.cn/mbox/"},{"id":194769,"url":"https://patchwork.plctlab.org/api/1.2/patches/194769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-2-jiawei@iscas.ac.cn/","msgid":"<20240131141122.350700-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-31T14:11:22","name":"[v6,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-2-jiawei@iscas.ac.cn/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-01/mbox/"},{"id":64,"url":"https://patchwork.plctlab.org/api/1.2/bundles/64/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2024-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":195477,"url":"https://patchwork.plctlab.org/api/1.2/patches/195477/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201213647.1160809-1-vladimir.mezentsev@oracle.com/","msgid":"<20240201213647.1160809-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-02-01T21:36:46","name":"[COMMITTED] gprofng: Remove unused macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201213647.1160809-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":195495,"url":"https://patchwork.plctlab.org/api/1.2/patches/195495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201224749.214439-1-hjl.tools@gmail.com/","msgid":"<20240201224749.214439-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-01T22:47:49","name":"x86: Disallow APX instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201224749.214439-1-hjl.tools@gmail.com/mbox/"},{"id":195583,"url":"https://patchwork.plctlab.org/api/1.2/patches/195583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202060316.80187-1-sloosemore@baylibre.com/","msgid":"<20240202060316.80187-1-sloosemore@baylibre.com>","list_archive_url":null,"date":"2024-02-02T06:03:16","name":"[Committed] MAINTAINERS: Update my e-mail address.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202060316.80187-1-sloosemore@baylibre.com/mbox/"},{"id":195608,"url":"https://patchwork.plctlab.org/api/1.2/patches/195608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202063919.1414368-1-syq@gcc.gnu.org/","msgid":"<20240202063919.1414368-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T06:39:19","name":"MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202063919.1414368-1-syq@gcc.gnu.org/mbox/"},{"id":195614,"url":"https://patchwork.plctlab.org/api/1.2/patches/195614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202064242.1414724-1-syq@gcc.gnu.org/","msgid":"<20240202064242.1414724-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T06:42:42","name":"[v3] MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202064242.1414724-1-syq@gcc.gnu.org/mbox/"},{"id":195673,"url":"https://patchwork.plctlab.org/api/1.2/patches/195673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202072547.213705-1-indu.bhagat@oracle.com/","msgid":"<20240202072547.213705-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-02T07:25:47","name":"gas: x86: ginsn: handle sub-QWORD ALU with imm and MOV ops correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202072547.213705-1-indu.bhagat@oracle.com/mbox/"},{"id":195780,"url":"https://patchwork.plctlab.org/api/1.2/patches/195780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2384ac80-6530-4097-8d60-d37336aaa341@suse.com/","msgid":"<2384ac80-6530-4097-8d60-d37336aaa341@suse.com>","list_archive_url":null,"date":"2024-02-02T10:25:59","name":"x86: change type of Dwarf2 register numbers in register table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2384ac80-6530-4097-8d60-d37336aaa341@suse.com/mbox/"},{"id":195790,"url":"https://patchwork.plctlab.org/api/1.2/patches/195790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1623239c-b244-4581-b021-b65567561e3d@suse.com/","msgid":"<1623239c-b244-4581-b021-b65567561e3d@suse.com>","list_archive_url":null,"date":"2024-02-02T10:40:16","name":"[1/2] x86/APX: VROUND{P,S}{S,D} encodings require AVX512{F,VL}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1623239c-b244-4581-b021-b65567561e3d@suse.com/mbox/"},{"id":195791,"url":"https://patchwork.plctlab.org/api/1.2/patches/195791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com/","msgid":"<1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com>","list_archive_url":null,"date":"2024-02-02T10:41:50","name":"x86/APX: with REX2 map 1 doesn'\''t \"chain\" to maps 2 or 3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com/mbox/"},{"id":195811,"url":"https://patchwork.plctlab.org/api/1.2/patches/195811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202113310.145132-1-hjl.tools@gmail.com/","msgid":"<20240202113310.145132-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-02T11:33:10","name":"[v2] x86: Disallow instructions with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202113310.145132-1-hjl.tools@gmail.com/mbox/"},{"id":195850,"url":"https://patchwork.plctlab.org/api/1.2/patches/195850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202125105.1504614-1-syq@gcc.gnu.org/","msgid":"<20240202125105.1504614-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T12:51:05","name":"[v4] MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202125105.1504614-1-syq@gcc.gnu.org/mbox/"},{"id":195853,"url":"https://patchwork.plctlab.org/api/1.2/patches/195853/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202130057.84624-2-xry111@xry111.site/","msgid":"<20240202130057.84624-2-xry111@xry111.site>","list_archive_url":null,"date":"2024-02-02T13:00:58","name":"LoongArch: gas: Fix the types of symbols referred with %le_*_r in the symtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202130057.84624-2-xry111@xry111.site/mbox/"},{"id":196080,"url":"https://patchwork.plctlab.org/api/1.2/patches/196080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202232542.2282432-1-indu.bhagat@oracle.com/","msgid":"<20240202232542.2282432-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-02T23:25:42","name":"gas: scfi: fix failing test on Solaris2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202232542.2282432-1-indu.bhagat@oracle.com/mbox/"},{"id":196407,"url":"https://patchwork.plctlab.org/api/1.2/patches/196407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-2-cailulu@loongson.cn/","msgid":"<20240204031132.3978170-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:11:31","name":"[v2,1/2] LoongArch: Delete extra instructions when TLS type transition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-2-cailulu@loongson.cn/mbox/"},{"id":196406,"url":"https://patchwork.plctlab.org/api/1.2/patches/196406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-3-cailulu@loongson.cn/","msgid":"<20240204031132.3978170-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:11:32","name":"[v2,2/2] LoongArch: Fix some test cases for TLS transition and relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-3-cailulu@loongson.cn/mbox/"},{"id":196409,"url":"https://patchwork.plctlab.org/api/1.2/patches/196409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031819.3982654-1-cailulu@loongson.cn/","msgid":"<20240204031819.3982654-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:18:19","name":"LoongArch: Fix the issue of excessive relocation generated by IE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031819.3982654-1-cailulu@loongson.cn/mbox/"},{"id":196442,"url":"https://patchwork.plctlab.org/api/1.2/patches/196442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204065338.161932-1-mengqinggang@loongson.cn/","msgid":"<20240204065338.161932-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-04T06:53:38","name":"LoongArch: Fix the bug of R_LARCH_AGLIN caused by discard section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204065338.161932-1-mengqinggang@loongson.cn/mbox/"},{"id":196611,"url":"https://patchwork.plctlab.org/api/1.2/patches/196611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205013937.95317-1-nelson@rivosinc.com/","msgid":"<20240205013937.95317-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2024-02-05T01:39:37","name":"RISC-V: Support B, Zaamo and Zalrsc extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205013937.95317-1-nelson@rivosinc.com/mbox/"},{"id":196702,"url":"https://patchwork.plctlab.org/api/1.2/patches/196702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205093231.2817816-1-mengqinggang@loongson.cn/","msgid":"<20240205093231.2817816-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-05T09:32:31","name":"LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205093231.2817816-1-mengqinggang@loongson.cn/mbox/"},{"id":196714,"url":"https://patchwork.plctlab.org/api/1.2/patches/196714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205101427.2862503-1-syq@gcc.gnu.org/","msgid":"<20240205101427.2862503-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-05T10:14:27","name":"MIPS/Gas: Support .L/$ as the mark of local symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205101427.2862503-1-syq@gcc.gnu.org/mbox/"},{"id":197000,"url":"https://patchwork.plctlab.org/api/1.2/patches/197000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205200028.219844-1-hjl.tools@gmail.com/","msgid":"<20240205200028.219844-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-05T20:00:28","name":"x86: Warn .insn instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205200028.219844-1-hjl.tools@gmail.com/mbox/"},{"id":197207,"url":"https://patchwork.plctlab.org/api/1.2/patches/197207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcHZbTFf/DLnqZAX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-06T07:02:05","name":"Link x86-64 mark-plt-1.so with --no-as-needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcHZbTFf/DLnqZAX@squeak.grove.modra.org/mbox/"},{"id":197324,"url":"https://patchwork.plctlab.org/api/1.2/patches/197324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206113358.999065-1-hjl.tools@gmail.com/","msgid":"<20240206113358.999065-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-06T11:33:58","name":"[v2] x86: Warn .insn instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206113358.999065-1-hjl.tools@gmail.com/mbox/"},{"id":197512,"url":"https://patchwork.plctlab.org/api/1.2/patches/197512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206153020.3706354-1-hjl.tools@gmail.com/","msgid":"<20240206153020.3706354-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-06T15:30:20","name":"x86-64: Add R_X86_64_CODE_6_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206153020.3706354-1-hjl.tools@gmail.com/mbox/"},{"id":197549,"url":"https://patchwork.plctlab.org/api/1.2/patches/197549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206170538.2937169-1-syq@gcc.gnu.org/","msgid":"<20240206170538.2937169-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-06T17:05:38","name":"[v4] MIPS/Gas: Disallow branch to absolute address for PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206170538.2937169-1-syq@gcc.gnu.org/mbox/"},{"id":197880,"url":"https://patchwork.plctlab.org/api/1.2/patches/197880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0EXQQ9Ie5YyAh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-07T12:14:09","name":"memory leak in objdump disassemble_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0EXQQ9Ie5YyAh@squeak.grove.modra.org/mbox/"},{"id":197882,"url":"https://patchwork.plctlab.org/api/1.2/patches/197882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0NYXnHSjXvnqT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-07T12:14:45","name":"asan: NULL dereference in _bfd_mips_final_write_processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0NYXnHSjXvnqT@squeak.grove.modra.org/mbox/"},{"id":197896,"url":"https://patchwork.plctlab.org/api/1.2/patches/197896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207124245.1797095-1-hjl.tools@gmail.com/","msgid":"<20240207124245.1797095-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-07T12:42:45","name":"[v2] x86-64: Add R_X86_64_CODE_6_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207124245.1797095-1-hjl.tools@gmail.com/mbox/"},{"id":197996,"url":"https://patchwork.plctlab.org/api/1.2/patches/197996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207173102.2989195-1-syq@gcc.gnu.org/","msgid":"<20240207173102.2989195-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-07T17:31:02","name":"[v5] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207173102.2989195-1-syq@gcc.gnu.org/mbox/"},{"id":198032,"url":"https://patchwork.plctlab.org/api/1.2/patches/198032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ec5c368-3181-41e9-8343-00baa9247f31@arm.com/","msgid":"<2ec5c368-3181-41e9-8343-00baa9247f31@arm.com>","list_archive_url":null,"date":"2024-02-07T18:33:37","name":"[Binutils] arm: Add support for Armv9.5-A","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ec5c368-3181-41e9-8343-00baa9247f31@arm.com/mbox/"},{"id":198192,"url":"https://patchwork.plctlab.org/api/1.2/patches/198192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208071030.3712545-1-indu.bhagat@oracle.com/","msgid":"<20240208071030.3712545-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-08T07:10:30","name":"[V2] gas: scfi: fix failing test on Solaris2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208071030.3712545-1-indu.bhagat@oracle.com/mbox/"},{"id":198543,"url":"https://patchwork.plctlab.org/api/1.2/patches/198543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208193151.1605759-1-sam@rfc1149.net/","msgid":"<20240208193151.1605759-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-02-08T19:31:51","name":"[v2] gdb/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208193151.1605759-1-sam@rfc1149.net/mbox/"},{"id":198570,"url":"https://patchwork.plctlab.org/api/1.2/patches/198570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcU/WKi1HL0RVtzL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-08T20:53:44","name":"PR31208, strip can break ELF alignment requirements","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcU/WKi1HL0RVtzL@squeak.grove.modra.org/mbox/"},{"id":198607,"url":"https://patchwork.plctlab.org/api/1.2/patches/198607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208221534.637556-2-mary.bennett682@gmail.com/","msgid":"<20240208221534.637556-2-mary.bennett682@gmail.com>","list_archive_url":null,"date":"2024-02-08T22:15:34","name":"[1/1] RISC-V: Add support for XCVbitmanip extension in CV32E40Pv2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208221534.637556-2-mary.bennett682@gmail.com/mbox/"},{"id":198720,"url":"https://patchwork.plctlab.org/api/1.2/patches/198720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcWNcCVyvAPOKV3k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-09T02:26:56","name":"PR 14962 testcase xcoff failure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcWNcCVyvAPOKV3k@squeak.grove.modra.org/mbox/"},{"id":198764,"url":"https://patchwork.plctlab.org/api/1.2/patches/198764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9e0ab9a-acf4-4856-9582-fb664e0565c6@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T06:58:34","name":"SCFI: correct test names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9e0ab9a-acf4-4856-9582-fb664e0565c6@suse.com/mbox/"},{"id":198776,"url":"https://patchwork.plctlab.org/api/1.2/patches/198776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com/","msgid":"<77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com>","list_archive_url":null,"date":"2024-02-09T07:51:02","name":"x86: drop redundant Xmmword","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com/mbox/"},{"id":198777,"url":"https://patchwork.plctlab.org/api/1.2/patches/198777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa744da8-5db0-4b94-a379-4aad4749cc92@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T07:51:58","name":"x86: don'\''t use VexWIG in SSE2AVX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa744da8-5db0-4b94-a379-4aad4749cc92@suse.com/mbox/"},{"id":198778,"url":"https://patchwork.plctlab.org/api/1.2/patches/198778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00bab805-a894-49cc-8018-f936f12866d6@suse.com/","msgid":"<00bab805-a894-49cc-8018-f936f12866d6@suse.com>","list_archive_url":null,"date":"2024-02-09T08:10:41","name":"x86/APX: drop stray IgnoreSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00bab805-a894-49cc-8018-f936f12866d6@suse.com/mbox/"},{"id":198779,"url":"https://patchwork.plctlab.org/api/1.2/patches/198779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/262f296e-673b-47f0-a764-276939161d64@suse.com/","msgid":"<262f296e-673b-47f0-a764-276939161d64@suse.com>","list_archive_url":null,"date":"2024-02-09T08:11:19","name":"x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/262f296e-673b-47f0-a764-276939161d64@suse.com/mbox/"},{"id":198909,"url":"https://patchwork.plctlab.org/api/1.2/patches/198909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CY8PR12MB7516CCA73BE73D93FCFD4692A84B2@CY8PR12MB7516.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T14:27:06","name":"arc: Put DBNZ instruction to a separate class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CY8PR12MB7516CCA73BE73D93FCFD4692A84B2@CY8PR12MB7516.namprd12.prod.outlook.com/mbox/"},{"id":199035,"url":"https://patchwork.plctlab.org/api/1.2/patches/199035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/febe8f74-7b1c-417f-b446-1be95f50d5b6@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T17:54:33","name":"[COMMITTED] PowerPC: Add support for Power11 options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/febe8f74-7b1c-417f-b446-1be95f50d5b6@linux.ibm.com/mbox/"},{"id":199037,"url":"https://patchwork.plctlab.org/api/1.2/patches/199037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240209180734.443763-2-hawkinsw@obs.cr/","msgid":"<20240209180734.443763-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-09T18:07:32","name":"[1/1] objdump: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240209180734.443763-2-hawkinsw@obs.cr/mbox/"},{"id":199266,"url":"https://patchwork.plctlab.org/api/1.2/patches/199266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240210134217.108537-1-hjl.tools@gmail.com/","msgid":"<20240210134217.108537-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-10T13:42:17","name":"ld: Add -plugin-save-temps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240210134217.108537-1-hjl.tools@gmail.com/mbox/"},{"id":199730,"url":"https://patchwork.plctlab.org/api/1.2/patches/199730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcoSy1kMuaYoEg2-@hydra/","msgid":"","list_archive_url":null,"date":"2024-02-12T12:44:59","name":"Add support to readelf for the PT_OPENBSD_SYSCALLS segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcoSy1kMuaYoEg2-@hydra/mbox/"},{"id":199953,"url":"https://patchwork.plctlab.org/api/1.2/patches/199953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240212174209.620310-2-hawkinsw@obs.cr/","msgid":"<20240212174209.620310-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-12T17:42:06","name":"[v2,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240212174209.620310-2-hawkinsw@obs.cr/mbox/"},{"id":200539,"url":"https://patchwork.plctlab.org/api/1.2/patches/200539/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240213180311.2141095-1-srinath.parvathaneni@arm.com/","msgid":"<20240213180311.2141095-1-srinath.parvathaneni@arm.com>","list_archive_url":null,"date":"2024-02-13T18:03:11","name":"[v1,1/1,Binutils] aarch64: Fix the 2nd operand in gcsstr and gcssttr instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240213180311.2141095-1-srinath.parvathaneni@arm.com/mbox/"},{"id":200728,"url":"https://patchwork.plctlab.org/api/1.2/patches/200728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zcv4BvpYtkjtrkSZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-13T23:15:18","name":"s390-linux FAIL: pr22269-1 (static pie undefined weak)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zcv4BvpYtkjtrkSZ@squeak.grove.modra.org/mbox/"},{"id":200900,"url":"https://patchwork.plctlab.org/api/1.2/patches/200900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214104954.40036-1-list+bin@vahedi.org/","msgid":"<20240214104954.40036-1-list+bin@vahedi.org>","list_archive_url":null,"date":"2024-02-14T10:49:54","name":"[PUSHED] arc: Put DBNZ instruction to a separate class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214104954.40036-1-list+bin@vahedi.org/mbox/"},{"id":201000,"url":"https://patchwork.plctlab.org/api/1.2/patches/201000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214160303.869180-2-hawkinsw@obs.cr/","msgid":"<20240214160303.869180-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-14T16:03:00","name":"[v3,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214160303.869180-2-hawkinsw@obs.cr/mbox/"},{"id":201146,"url":"https://patchwork.plctlab.org/api/1.2/patches/201146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214221257.908126-2-hawkinsw@obs.cr/","msgid":"<20240214221257.908126-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-14T22:12:53","name":"[v4,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214221257.908126-2-hawkinsw@obs.cr/mbox/"},{"id":201229,"url":"https://patchwork.plctlab.org/api/1.2/patches/201229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc1osM8Uw97ZVfni@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T01:28:16","name":"PR30308, infinite recursion in i386_intel_simplify","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc1osM8Uw97ZVfni@squeak.grove.modra.org/mbox/"},{"id":201258,"url":"https://patchwork.plctlab.org/api/1.2/patches/201258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3HVzeGPJow4z6i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T08:12:07","name":"PR28448, Memory leak in function add_symbols(plugin.c)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3HVzeGPJow4z6i@squeak.grove.modra.org/mbox/"},{"id":201262,"url":"https://patchwork.plctlab.org/api/1.2/patches/201262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3PBgzPLJtG2h7F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T08:44:54","name":"PR28448, Memory leak in function add_symbols(plugin.c)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3PBgzPLJtG2h7F@squeak.grove.modra.org/mbox/"},{"id":201600,"url":"https://patchwork.plctlab.org/api/1.2/patches/201600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-2-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:08","name":"[01/14] s390: Lower severity of assembler syntax errors from fatal to error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-2-jremus@linux.ibm.com/mbox/"},{"id":201596,"url":"https://patchwork.plctlab.org/api/1.2/patches/201596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-3-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:09","name":"[02/14] s390: Enhance handling of syntax errors in assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-3-jremus@linux.ibm.com/mbox/"},{"id":201597,"url":"https://patchwork.plctlab.org/api/1.2/patches/201597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-4-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:10","name":"[03/14] s390: Do not erroneously use base operand value for length operand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-4-jremus@linux.ibm.com/mbox/"},{"id":201598,"url":"https://patchwork.plctlab.org/api/1.2/patches/201598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-5-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:11","name":"[04/14] s390: Correct setting of highgprs flag in ELF output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-5-jremus@linux.ibm.com/mbox/"},{"id":201599,"url":"https://patchwork.plctlab.org/api/1.2/patches/201599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-6-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:12","name":"[05/14] s390: Assemble processor specific test cases for their processor","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-6-jremus@linux.ibm.com/mbox/"},{"id":201603,"url":"https://patchwork.plctlab.org/api/1.2/patches/201603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-7-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:13","name":"[06/14] s390: Add comments to assembler operand parsing logic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-7-jremus@linux.ibm.com/mbox/"},{"id":201601,"url":"https://patchwork.plctlab.org/api/1.2/patches/201601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-8-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:14","name":"[07/14] s390: Add test cases for base/index register 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-8-jremus@linux.ibm.com/mbox/"},{"id":201607,"url":"https://patchwork.plctlab.org/api/1.2/patches/201607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-9-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-9-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:15","name":"[08/14] s390: Add test case for disassembler option warn-areg-zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-9-jremus@linux.ibm.com/mbox/"},{"id":201615,"url":"https://patchwork.plctlab.org/api/1.2/patches/201615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-10-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-10-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:16","name":"[09/14] s390: Revise s390-specific assembler option descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-10-jremus@linux.ibm.com/mbox/"},{"id":201612,"url":"https://patchwork.plctlab.org/api/1.2/patches/201612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-11-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-11-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:17","name":"[10/14] s390: Warn when register name type does not match operand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-11-jremus@linux.ibm.com/mbox/"},{"id":201602,"url":"https://patchwork.plctlab.org/api/1.2/patches/201602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-12-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-12-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:18","name":"[11/14] s390: Print base register 0 as \"0\" in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-12-jremus@linux.ibm.com/mbox/"},{"id":201613,"url":"https://patchwork.plctlab.org/api/1.2/patches/201613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-13-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-13-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:19","name":"[12/14] s390: Allow to explicitly omit base register operand in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-13-jremus@linux.ibm.com/mbox/"},{"id":201609,"url":"https://patchwork.plctlab.org/api/1.2/patches/201609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-14-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-14-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:20","name":"[13/14] s390: Provide operand number in assembler warning and error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-14-jremus@linux.ibm.com/mbox/"},{"id":201605,"url":"https://patchwork.plctlab.org/api/1.2/patches/201605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-15-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-15-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:21","name":"[14/14] s390: Be more verbose about missing operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-15-jremus@linux.ibm.com/mbox/"},{"id":201817,"url":"https://patchwork.plctlab.org/api/1.2/patches/201817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215230421.2032627-1-hjl.tools@gmail.com/","msgid":"<20240215230421.2032627-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-15T23:04:21","name":"x86: Display -msse-check= default as none","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215230421.2032627-1-hjl.tools@gmail.com/mbox/"},{"id":202017,"url":"https://patchwork.plctlab.org/api/1.2/patches/202017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com/","msgid":"<4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com>","list_archive_url":null,"date":"2024-02-16T09:46:24","name":"x86/APX: INV{EPT,PCID,VPID} are WIG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com/mbox/"},{"id":202018,"url":"https://patchwork.plctlab.org/api/1.2/patches/202018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57c348fd-5677-4350-9578-91d47552cc91@suse.com/","msgid":"<57c348fd-5677-4350-9578-91d47552cc91@suse.com>","list_archive_url":null,"date":"2024-02-16T09:47:05","name":"x86: also permit YMM/ZMM use in CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57c348fd-5677-4350-9578-91d47552cc91@suse.com/mbox/"},{"id":202019,"url":"https://patchwork.plctlab.org/api/1.2/patches/202019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3421256-b2a3-4a22-b3fc-eaad278ad721@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-16T09:47:49","name":"x86: document -moperand-check=","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3421256-b2a3-4a22-b3fc-eaad278ad721@suse.com/mbox/"},{"id":202020,"url":"https://patchwork.plctlab.org/api/1.2/patches/202020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com/","msgid":"<36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com>","list_archive_url":null,"date":"2024-02-16T09:48:28","name":"[v2] x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com/mbox/"},{"id":202036,"url":"https://patchwork.plctlab.org/api/1.2/patches/202036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ea7548-e171-43ba-94c5-ffdb75be04cc@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-16T09:57:46","name":"[1/4] x86: rename vec_encoding and vex_encoding_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ea7548-e171-43ba-94c5-ffdb75be04cc@suse.com/mbox/"},{"id":202038,"url":"https://patchwork.plctlab.org/api/1.2/patches/202038/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com/","msgid":"<8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com>","list_archive_url":null,"date":"2024-02-16T09:58:14","name":"[2/4] x86/APX: respect {vex}/{vex3}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com/mbox/"},{"id":202041,"url":"https://patchwork.plctlab.org/api/1.2/patches/202041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com/","msgid":"<74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com>","list_archive_url":null,"date":"2024-02-16T09:58:55","name":"[3/4] x86/APX: correct .insn opcode space determination when REX2 is needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com/mbox/"},{"id":202043,"url":"https://patchwork.plctlab.org/api/1.2/patches/202043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com/","msgid":"<263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com>","list_archive_url":null,"date":"2024-02-16T09:59:25","name":"[4/4] x86/APX: optimize certain XOR and SUB forms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com/mbox/"},{"id":202106,"url":"https://patchwork.plctlab.org/api/1.2/patches/202106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc9Ux4E8KTGWpvTr@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-16T12:27:51","name":"PR27597, nios: assertion fail in nios2_elf32_install_imm16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc9Ux4E8KTGWpvTr@squeak.grove.modra.org/mbox/"},{"id":202129,"url":"https://patchwork.plctlab.org/api/1.2/patches/202129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216140501.1039645-1-hawkinsw@obs.cr/","msgid":"<20240216140501.1039645-1-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-16T14:04:58","name":"as: fix bpf expression parsing regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216140501.1039645-1-hawkinsw@obs.cr/mbox/"},{"id":202238,"url":"https://patchwork.plctlab.org/api/1.2/patches/202238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-2-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:15","name":"[1/7] kvx: gas: fix the detection of negative powers of 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-2-piannetta@kalrayinc.com/mbox/"},{"id":202239,"url":"https://patchwork.plctlab.org/api/1.2/patches/202239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-3-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:16","name":"[2/7] kvx: Improve lexing & parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-3-piannetta@kalrayinc.com/mbox/"},{"id":202241,"url":"https://patchwork.plctlab.org/api/1.2/patches/202241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-4-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:17","name":"[3/7] kvx: gas: fix leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-4-piannetta@kalrayinc.com/mbox/"},{"id":202431,"url":"https://patchwork.plctlab.org/api/1.2/patches/202431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-7-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-7-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:20","name":"[6/7] kvx: enable magic immediates for integer multiply-accumulate and CMOVE*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-7-piannetta@kalrayinc.com/mbox/"},{"id":202430,"url":"https://patchwork.plctlab.org/api/1.2/patches/202430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-8-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:21","name":"[7/7] kvx: gas: missing aliases for $r14r15 in assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-8-piannetta@kalrayinc.com/mbox/"},{"id":202913,"url":"https://patchwork.plctlab.org/api/1.2/patches/202913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219070941.2254076-1-maskray@google.com/","msgid":"<20240219070941.2254076-1-maskray@google.com>","list_archive_url":null,"date":"2024-02-19T07:09:40","name":"sh: Make protected symbols local for FDPIC -shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219070941.2254076-1-maskray@google.com/mbox/"},{"id":203251,"url":"https://patchwork.plctlab.org/api/1.2/patches/203251/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219195159.21385-1-jose.marchesi@oracle.com/","msgid":"<20240219195159.21385-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2024-02-19T19:51:59","name":"[COMMITTED] bpf: gas: avoid UB in pointer subtraction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219195159.21385-1-jose.marchesi@oracle.com/mbox/"},{"id":203371,"url":"https://patchwork.plctlab.org/api/1.2/patches/203371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220021106.3345192-1-fanpeng@loongson.cn/","msgid":"<20240220021106.3345192-1-fanpeng@loongson.cn>","list_archive_url":null,"date":"2024-02-20T02:11:06","name":"LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220021106.3345192-1-fanpeng@loongson.cn/mbox/"},{"id":203441,"url":"https://patchwork.plctlab.org/api/1.2/patches/203441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220061459.3353898-1-fanpeng@loongson.cn/","msgid":"<20240220061459.3353898-1-fanpeng@loongson.cn>","list_archive_url":null,"date":"2024-02-20T06:14:59","name":"LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220061459.3353898-1-fanpeng@loongson.cn/mbox/"},{"id":203727,"url":"https://patchwork.plctlab.org/api/1.2/patches/203727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-2-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:48","name":"[v4,1/9] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-2-ishitatsuyuki@gmail.com/mbox/"},{"id":203723,"url":"https://patchwork.plctlab.org/api/1.2/patches/203723/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-3-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:49","name":"[v4,2/9] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-3-ishitatsuyuki@gmail.com/mbox/"},{"id":203734,"url":"https://patchwork.plctlab.org/api/1.2/patches/203734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-4-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:50","name":"[v4,3/9] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-4-ishitatsuyuki@gmail.com/mbox/"},{"id":203721,"url":"https://patchwork.plctlab.org/api/1.2/patches/203721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-5-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:51","name":"[v4,4/9] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-5-ishitatsuyuki@gmail.com/mbox/"},{"id":203724,"url":"https://patchwork.plctlab.org/api/1.2/patches/203724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-6-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:52","name":"[v4,5/9] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-6-ishitatsuyuki@gmail.com/mbox/"},{"id":203729,"url":"https://patchwork.plctlab.org/api/1.2/patches/203729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-7-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-7-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:53","name":"[v4,6/9] RISC-V: Move STATIC_TLS handling into record_tls_type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-7-ishitatsuyuki@gmail.com/mbox/"},{"id":203722,"url":"https://patchwork.plctlab.org/api/1.2/patches/203722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-8-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-8-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:54","name":"[v4,7/9] RISC-V: Unify TLS handling in check_relocs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-8-ishitatsuyuki@gmail.com/mbox/"},{"id":203728,"url":"https://patchwork.plctlab.org/api/1.2/patches/203728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-9-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-9-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:55","name":"[v4,8/9] RISC-V: Add elf_link_hash_entry to relax_func args.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-9-ishitatsuyuki@gmail.com/mbox/"},{"id":203725,"url":"https://patchwork.plctlab.org/api/1.2/patches/203725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-10-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-10-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:56","name":"[v4,9/9] RISC-V: Introduce TLSDESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-10-ishitatsuyuki@gmail.com/mbox/"},{"id":203884,"url":"https://patchwork.plctlab.org/api/1.2/patches/203884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221033710.3611098-2-hau.hsu@sifive.com/","msgid":"<20240221033710.3611098-2-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-02-21T03:37:10","name":"[1/1] RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221033710.3611098-2-hau.hsu@sifive.com/mbox/"},{"id":203941,"url":"https://patchwork.plctlab.org/api/1.2/patches/203941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdWS8M0xdmj1TNFJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T06:06:40","name":"Remove is_relocatable_executable from backend code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdWS8M0xdmj1TNFJ@squeak.grove.modra.org/mbox/"},{"id":204011,"url":"https://patchwork.plctlab.org/api/1.2/patches/204011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdW3p+kiCZ/AZhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T08:43:19","name":"Make is_relocatable_executable only affect dynamic section syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdW3p+kiCZ/AZhVz@squeak.grove.modra.org/mbox/"},{"id":204248,"url":"https://patchwork.plctlab.org/api/1.2/patches/204248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221145256.3118097-1-syq@gcc.gnu.org/","msgid":"<20240221145256.3118097-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-21T14:52:56","name":"[v6] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221145256.3118097-1-syq@gcc.gnu.org/mbox/"},{"id":204459,"url":"https://patchwork.plctlab.org/api/1.2/patches/204459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdZuDfDPOToYAuRk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T21:41:33","name":"Leak in i386_elf_section_change_hook","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdZuDfDPOToYAuRk@squeak.grove.modra.org/mbox/"},{"id":204577,"url":"https://patchwork.plctlab.org/api/1.2/patches/204577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222065128.3693606-1-syq@gcc.gnu.org/","msgid":"<20240222065128.3693606-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-22T06:51:28","name":"[v7] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222065128.3693606-1-syq@gcc.gnu.org/mbox/"},{"id":204632,"url":"https://patchwork.plctlab.org/api/1.2/patches/204632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222091923.129502-1-xry111@xry111.site/","msgid":"<20240222091923.129502-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-02-22T09:17:20","name":"LoongArch: Don'\''t falsely claim gold supported in toplevel configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222091923.129502-1-xry111@xry111.site/mbox/"},{"id":204743,"url":"https://patchwork.plctlab.org/api/1.2/patches/204743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222124232.2925221-1-mengqinggang@loongson.cn/","msgid":"<20240222124232.2925221-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-22T12:42:32","name":"[v2] LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222124232.2925221-1-mengqinggang@loongson.cn/mbox/"},{"id":204844,"url":"https://patchwork.plctlab.org/api/1.2/patches/204844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-2-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:15","name":"[1/9] x86: Remove unused SFrame CFI RA register variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-2-jremus@linux.ibm.com/mbox/"},{"id":204840,"url":"https://patchwork.plctlab.org/api/1.2/patches/204840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-3-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:16","name":"[2/9] aarch64: Align SFrame terminology in comments to specs and x86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-3-jremus@linux.ibm.com/mbox/"},{"id":204843,"url":"https://patchwork.plctlab.org/api/1.2/patches/204843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-4-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:17","name":"[3/9] sframe: Enhance comments for SFRAME_CFA_*_REG macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-4-jremus@linux.ibm.com/mbox/"},{"id":204839,"url":"https://patchwork.plctlab.org/api/1.2/patches/204839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-5-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:18","name":"[4/9] readelf/objdump: Dump SFrame CFA fixed FP and RA offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-5-jremus@linux.ibm.com/mbox/"},{"id":204842,"url":"https://patchwork.plctlab.org/api/1.2/patches/204842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-6-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:19","name":"[5/9] gas: Print DWARF call frame insn name in SFrame warning message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-6-jremus@linux.ibm.com/mbox/"},{"id":204841,"url":"https://patchwork.plctlab.org/api/1.2/patches/204841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-7-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:20","name":"[6/9] gas: Skip SFrame FDE if CFI specifies non-FP/SP base register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-7-jremus@linux.ibm.com/mbox/"},{"id":204847,"url":"https://patchwork.plctlab.org/api/1.2/patches/204847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-8-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:21","name":"[7/9] gas: Warn if SFrame FDE is skipped due to non-default return column","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-8-jremus@linux.ibm.com/mbox/"},{"id":204845,"url":"https://patchwork.plctlab.org/api/1.2/patches/204845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-9-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-9-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:22","name":"[8/9] gas: User readable warnings if SFrame FDE is not generated","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-9-jremus@linux.ibm.com/mbox/"},{"id":204846,"url":"https://patchwork.plctlab.org/api/1.2/patches/204846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-10-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-10-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:23","name":"[RFC,9/9] s390: Initial support to generate .sframe from CFI directives in assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-10-jremus@linux.ibm.com/mbox/"},{"id":205192,"url":"https://patchwork.plctlab.org/api/1.2/patches/205192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223044954.544990-1-vladimir.mezentsev@oracle.com/","msgid":"<20240223044954.544990-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-02-23T04:49:54","name":"gprofng: Add hardware counter profiling for the Ampere system","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223044954.544990-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":205202,"url":"https://patchwork.plctlab.org/api/1.2/patches/205202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223061728.1422484-1-hau.hsu@sifive.com/","msgid":"<20240223061728.1422484-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-02-23T06:17:28","name":"[v4] RISC-V: Add -march=help for gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223061728.1422484-1-hau.hsu@sifive.com/mbox/"},{"id":205314,"url":"https://patchwork.plctlab.org/api/1.2/patches/205314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d4f1b127-587d-486b-8f41-717dc8be9509@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:07:05","name":"[v3] x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d4f1b127-587d-486b-8f41-717dc8be9509@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-02/mbox/"}]' ++ jq -rc '.[].name' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"},{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"},{"id":55502,"url":"https://patchwork.plctlab.org/api/1.2/patches/55502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/","msgid":"<20230210174404.3763-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:01","name":"[1/4] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/mbox/"},{"id":55503,"url":"https://patchwork.plctlab.org/api/1.2/patches/55503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/","msgid":"<20230210174404.3763-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:02","name":"[2/4] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/mbox/"},{"id":55504,"url":"https://patchwork.plctlab.org/api/1.2/patches/55504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/","msgid":"<20230210174404.3763-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:03","name":"[3/4] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/mbox/"},{"id":55505,"url":"https://patchwork.plctlab.org/api/1.2/patches/55505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/","msgid":"<20230210174404.3763-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:04","name":"[4/4] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/mbox/"},{"id":55698,"url":"https://patchwork.plctlab.org/api/1.2/patches/55698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:12:05","name":".debug sections without contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/mbox/"},{"id":55699,"url":"https://patchwork.plctlab.org/api/1.2/patches/55699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:13:29","name":"objdump -D of bss sections and -s with -j","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/mbox/"},{"id":55977,"url":"https://patchwork.plctlab.org/api/1.2/patches/55977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-12T22:23:22","name":"objcopy memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/mbox/"},{"id":56071,"url":"https://patchwork.plctlab.org/api/1.2/patches/56071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/","msgid":"<5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:36","name":"[1/2] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/mbox/"},{"id":56072,"url":"https://patchwork.plctlab.org/api/1.2/patches/56072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/","msgid":"<3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:58","name":"[2/2] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/mbox/"},{"id":56078,"url":"https://patchwork.plctlab.org/api/1.2/patches/56078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/","msgid":"<09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com>","list_archive_url":null,"date":"2023-02-13T08:12:12","name":"[1/2] Arm64/gas: add missing prereq features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/mbox/"},{"id":56080,"url":"https://patchwork.plctlab.org/api/1.2/patches/56080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-13T08:12:45","name":"[2/2] Arm64/gas: drop redundant feature prereqs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/mbox/"},{"id":56081,"url":"https://patchwork.plctlab.org/api/1.2/patches/56081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/","msgid":"<08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com>","list_archive_url":null,"date":"2023-02-13T08:15:36","name":"gas: improve interaction between read_a_source_file() and s_linefile()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/mbox/"},{"id":56098,"url":"https://patchwork.plctlab.org/api/1.2/patches/56098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/","msgid":"<8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com>","list_archive_url":null,"date":"2023-02-13T08:42:20","name":"x86: {LD,ST}TILECFG use an extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/mbox/"},{"id":56162,"url":"https://patchwork.plctlab.org/api/1.2/patches/56162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:35:22","name":"Split off gas init to functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/mbox/"},{"id":56164,"url":"https://patchwork.plctlab.org/api/1.2/patches/56164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:36:02","name":"stabs.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/mbox/"},{"id":56261,"url":"https://patchwork.plctlab.org/api/1.2/patches/56261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/","msgid":"<20230213122241.6144-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:37","name":"[v2,1/5] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/mbox/"},{"id":56262,"url":"https://patchwork.plctlab.org/api/1.2/patches/56262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/","msgid":"<20230213122241.6144-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:38","name":"[v2,2/5] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/mbox/"},{"id":56263,"url":"https://patchwork.plctlab.org/api/1.2/patches/56263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/","msgid":"<20230213122241.6144-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:39","name":"[v2,3/5] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/mbox/"},{"id":56264,"url":"https://patchwork.plctlab.org/api/1.2/patches/56264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/","msgid":"<20230213122241.6144-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:40","name":"[v2,4/5] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/mbox/"},{"id":56265,"url":"https://patchwork.plctlab.org/api/1.2/patches/56265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/","msgid":"<20230213122241.6144-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:41","name":"[v2,5/5] Use lang_add_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/mbox/"},{"id":56267,"url":"https://patchwork.plctlab.org/api/1.2/patches/56267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T12:38:30","name":"_bfd_ecoff_slurp_symbol_table buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/mbox/"},{"id":56279,"url":"https://patchwork.plctlab.org/api/1.2/patches/56279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T13:04:14","name":"[obvious] Fix PR30079: abort on mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/mbox/"},{"id":56293,"url":"https://patchwork.plctlab.org/api/1.2/patches/56293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:42","name":"[RFC,v3,1/8] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/mbox/"},{"id":56296,"url":"https://patchwork.plctlab.org/api/1.2/patches/56296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:43","name":"[RFC,v3,2/8] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/mbox/"},{"id":56297,"url":"https://patchwork.plctlab.org/api/1.2/patches/56297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:44","name":"[RFC,v3,3/8] RISC-V: Add Zvkned ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/mbox/"},{"id":56294,"url":"https://patchwork.plctlab.org/api/1.2/patches/56294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:45","name":"[RFC,v3,4/8] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/mbox/"},{"id":56298,"url":"https://patchwork.plctlab.org/api/1.2/patches/56298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:46","name":"[RFC,v3,5/8] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/mbox/"},{"id":56300,"url":"https://patchwork.plctlab.org/api/1.2/patches/56300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:47","name":"[RFC,v3,6/8] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/mbox/"},{"id":56295,"url":"https://patchwork.plctlab.org/api/1.2/patches/56295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:48","name":"[RFC,v3,7/8] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/mbox/"},{"id":56299,"url":"https://patchwork.plctlab.org/api/1.2/patches/56299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:49","name":"[RFC,v3,8/8] RISC-V: Add Zvks ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/mbox/"},{"id":56326,"url":"https://patchwork.plctlab.org/api/1.2/patches/56326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/","msgid":"<2096ddec-287a-de42-a2f6-58293af2fd48@suse.com>","list_archive_url":null,"date":"2023-02-13T14:54:00","name":"gas: correct symbol name comparison in .startof./.sizeof. handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/mbox/"},{"id":56363,"url":"https://patchwork.plctlab.org/api/1.2/patches/56363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/","msgid":"<20230213161124.15340-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:19","name":"[v3,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/mbox/"},{"id":56366,"url":"https://patchwork.plctlab.org/api/1.2/patches/56366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/","msgid":"<20230213161124.15340-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:20","name":"[v3,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/mbox/"},{"id":56365,"url":"https://patchwork.plctlab.org/api/1.2/patches/56365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/","msgid":"<20230213161124.15340-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:21","name":"[v3,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/mbox/"},{"id":56364,"url":"https://patchwork.plctlab.org/api/1.2/patches/56364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/","msgid":"<20230213161124.15340-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:22","name":"[v3,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/mbox/"},{"id":56367,"url":"https://patchwork.plctlab.org/api/1.2/patches/56367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/","msgid":"<20230213161124.15340-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:23","name":"[v3,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/mbox/"},{"id":56368,"url":"https://patchwork.plctlab.org/api/1.2/patches/56368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/","msgid":"<20230213161124.15340-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:24","name":"[v3,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/mbox/"},{"id":56372,"url":"https://patchwork.plctlab.org/api/1.2/patches/56372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/","msgid":"<20230213162009.15515-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:04","name":"[v4,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/mbox/"},{"id":56369,"url":"https://patchwork.plctlab.org/api/1.2/patches/56369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/","msgid":"<20230213162009.15515-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:05","name":"[v4,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/mbox/"},{"id":56370,"url":"https://patchwork.plctlab.org/api/1.2/patches/56370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/","msgid":"<20230213162009.15515-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:06","name":"[v4,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/mbox/"},{"id":56371,"url":"https://patchwork.plctlab.org/api/1.2/patches/56371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/","msgid":"<20230213162009.15515-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:07","name":"[v4,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/mbox/"},{"id":56373,"url":"https://patchwork.plctlab.org/api/1.2/patches/56373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/","msgid":"<20230213162009.15515-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:08","name":"[v4,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/mbox/"},{"id":56404,"url":"https://patchwork.plctlab.org/api/1.2/patches/56404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T17:42:58","name":"PR30120: fix x87 fucomp misassembled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/mbox/"},{"id":56662,"url":"https://patchwork.plctlab.org/api/1.2/patches/56662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/","msgid":"<20230214050633.28910-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-14T05:06:33","name":"[v4,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/mbox/"},{"id":57082,"url":"https://patchwork.plctlab.org/api/1.2/patches/57082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-14T15:53:10","name":"gas: buffer_and_nest() needs to pass nul-terminated string to temp_ilp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/mbox/"},{"id":57344,"url":"https://patchwork.plctlab.org/api/1.2/patches/57344/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T02:34:56","name":"binutils stabs type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/mbox/"},{"id":57373,"url":"https://patchwork.plctlab.org/api/1.2/patches/57373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T06:06:56","name":"More ecoff sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/mbox/"},{"id":57417,"url":"https://patchwork.plctlab.org/api/1.2/patches/57417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/","msgid":"<56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com>","list_archive_url":null,"date":"2023-02-15T07:44:24","name":"x86/gas: replace inappropriate assertion when parsing registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/mbox/"},{"id":57485,"url":"https://patchwork.plctlab.org/api/1.2/patches/57485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:34:16","name":"objdump -G memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/mbox/"},{"id":57486,"url":"https://patchwork.plctlab.org/api/1.2/patches/57486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:35:06","name":"objdump read_section_stabs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/mbox/"},{"id":57497,"url":"https://patchwork.plctlab.org/api/1.2/patches/57497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/","msgid":"<20230215114052.28292-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:47","name":"[v0,1/6] Add testsuite for ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/mbox/"},{"id":57488,"url":"https://patchwork.plctlab.org/api/1.2/patches/57488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/","msgid":"<20230215114052.28292-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:48","name":"[v0,2/6] Add ASCII command info to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/mbox/"},{"id":57498,"url":"https://patchwork.plctlab.org/api/1.2/patches/57498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/","msgid":"<20230215114052.28292-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:49","name":"[v0,3/6] Add ASCII to info file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/mbox/"},{"id":57499,"url":"https://patchwork.plctlab.org/api/1.2/patches/57499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/","msgid":"<20230215114052.28292-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:50","name":"[v0,4/6] ldlex.l: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/mbox/"},{"id":57490,"url":"https://patchwork.plctlab.org/api/1.2/patches/57490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/","msgid":"<20230215114052.28292-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:51","name":"[v0,5/6] ldgram.y: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/mbox/"},{"id":57491,"url":"https://patchwork.plctlab.org/api/1.2/patches/57491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/","msgid":"<20230215114052.28292-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:52","name":"[v0,6/6] ldlang.*: parse ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/mbox/"},{"id":57650,"url":"https://patchwork.plctlab.org/api/1.2/patches/57650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:58","name":"[v4,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/mbox/"},{"id":57649,"url":"https://patchwork.plctlab.org/api/1.2/patches/57649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:59","name":"[v4,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/mbox/"},{"id":57652,"url":"https://patchwork.plctlab.org/api/1.2/patches/57652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:00","name":"[v4,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/mbox/"},{"id":57651,"url":"https://patchwork.plctlab.org/api/1.2/patches/57651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:01","name":"[v4,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/mbox/"},{"id":57654,"url":"https://patchwork.plctlab.org/api/1.2/patches/57654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:02","name":"[v4,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/mbox/"},{"id":57653,"url":"https://patchwork.plctlab.org/api/1.2/patches/57653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:03","name":"[v4,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/mbox/"},{"id":57811,"url":"https://patchwork.plctlab.org/api/1.2/patches/57811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:03:40","name":"gas_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/mbox/"},{"id":57812,"url":"https://patchwork.plctlab.org/api/1.2/patches/57812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:04:50","name":"Delete PROGRESS macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/mbox/"},{"id":57925,"url":"https://patchwork.plctlab.org/api/1.2/patches/57925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-16T08:56:11","name":"RISC-V: as_warn() already emits a newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/mbox/"},{"id":58064,"url":"https://patchwork.plctlab.org/api/1.2/patches/58064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/","msgid":"<20230216131905.1012-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T13:19:05","name":"[v0,1/1,RFC] Add support for CRC64 generation in linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/mbox/"},{"id":58227,"url":"https://patchwork.plctlab.org/api/1.2/patches/58227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/","msgid":"<20230216204006.1977-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:01","name":"[v0,1/6] CRC64 header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/mbox/"},{"id":58228,"url":"https://patchwork.plctlab.org/api/1.2/patches/58228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/","msgid":"<20230216204006.1977-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:02","name":"[v0,2/6] ldlang.h: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/mbox/"},{"id":58229,"url":"https://patchwork.plctlab.org/api/1.2/patches/58229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/","msgid":"<20230216204006.1977-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:03","name":"[v0,3/6] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/mbox/"},{"id":58230,"url":"https://patchwork.plctlab.org/api/1.2/patches/58230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/","msgid":"<20230216204006.1977-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:04","name":"[v0,4/6] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/mbox/"},{"id":58232,"url":"https://patchwork.plctlab.org/api/1.2/patches/58232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/","msgid":"<20230216204006.1977-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:05","name":"[v0,5/6] ldlang.c: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/mbox/"},{"id":58231,"url":"https://patchwork.plctlab.org/api/1.2/patches/58231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/","msgid":"<20230216204006.1977-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:06","name":"[v0,6/6] ldlang.c: Try to get the .text section for checking CRC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/mbox/"},{"id":58259,"url":"https://patchwork.plctlab.org/api/1.2/patches/58259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T22:00:29","name":"PR30046, power cmpi leads to unknown architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/mbox/"},{"id":58321,"url":"https://patchwork.plctlab.org/api/1.2/patches/58321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T02:38:50","name":"Wild pointer reads in _bfd_ecoff_locate_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/mbox/"},{"id":58346,"url":"https://patchwork.plctlab.org/api/1.2/patches/58346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044033.2131866-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:40:33","name":"[1/2] gprofng: PR30036 Build failure on aarch64 w/ glibc: symbol `pwrite64'\'' is already defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58347,"url":"https://patchwork.plctlab.org/api/1.2/patches/58347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044105.2133872-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:41:05","name":"[2/2] gprofng: fix Dwarf reader for DW_TAG_subprogram","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58348,"url":"https://patchwork.plctlab.org/api/1.2/patches/58348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T04:49:29","name":"ld test asciz and ascii fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/mbox/"},{"id":58514,"url":"https://patchwork.plctlab.org/api/1.2/patches/58514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/","msgid":"<20230217112016.19718-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:12","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/mbox/"},{"id":58513,"url":"https://patchwork.plctlab.org/api/1.2/patches/58513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/","msgid":"<20230217112016.19718-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:13","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/mbox/"},{"id":58591,"url":"https://patchwork.plctlab.org/api/1.2/patches/58591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/","msgid":"<20230217135446.26053-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:42","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/mbox/"},{"id":58593,"url":"https://patchwork.plctlab.org/api/1.2/patches/58593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/","msgid":"<20230217135446.26053-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:43","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/mbox/"},{"id":58589,"url":"https://patchwork.plctlab.org/api/1.2/patches/58589/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/","msgid":"<20230217135446.26053-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:44","name":"[v1,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/mbox/"},{"id":58590,"url":"https://patchwork.plctlab.org/api/1.2/patches/58590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/","msgid":"<20230217135446.26053-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:45","name":"[v1,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/mbox/"},{"id":58592,"url":"https://patchwork.plctlab.org/api/1.2/patches/58592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/","msgid":"<20230217135446.26053-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:46","name":"[v1,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/mbox/"},{"id":58650,"url":"https://patchwork.plctlab.org/api/1.2/patches/58650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-17T15:03:57","name":"[RFC] Move static archive dependencies into ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/mbox/"},{"id":58738,"url":"https://patchwork.plctlab.org/api/1.2/patches/58738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/","msgid":"<20230217174037.11911-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:33","name":"[v2,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/mbox/"},{"id":58735,"url":"https://patchwork.plctlab.org/api/1.2/patches/58735/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/","msgid":"<20230217174037.11911-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:34","name":"[v2,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/mbox/"},{"id":58736,"url":"https://patchwork.plctlab.org/api/1.2/patches/58736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/","msgid":"<20230217174037.11911-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:35","name":"[v2,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/mbox/"},{"id":58734,"url":"https://patchwork.plctlab.org/api/1.2/patches/58734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/","msgid":"<20230217174037.11911-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:36","name":"[v2,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/mbox/"},{"id":58737,"url":"https://patchwork.plctlab.org/api/1.2/patches/58737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/","msgid":"<20230217174037.11911-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:37","name":"[v2,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/mbox/"},{"id":58757,"url":"https://patchwork.plctlab.org/api/1.2/patches/58757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/","msgid":"<20230217192905.3160819-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:02","name":"[1/4] Fix formatting of long function description in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/mbox/"},{"id":58758,"url":"https://patchwork.plctlab.org/api/1.2/patches/58758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/","msgid":"<20230217192905.3160819-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:03","name":"[2/4] Don'\''t use chew comments for static functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/mbox/"},{"id":58756,"url":"https://patchwork.plctlab.org/api/1.2/patches/58756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/","msgid":"<20230217192905.3160819-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:04","name":"[3/4] Hoist the SECTION comment in opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/mbox/"},{"id":58755,"url":"https://patchwork.plctlab.org/api/1.2/patches/58755/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/","msgid":"<20230217192905.3160819-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:05","name":"[4/4] Redefine FUNCTION in doc.str","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/mbox/"},{"id":58951,"url":"https://patchwork.plctlab.org/api/1.2/patches/58951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/","msgid":"<877cwere3q.fsf@igel.home>","list_archive_url":null,"date":"2023-02-18T19:02:49","name":"opcodes: style m68k disassembler output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/mbox/"},{"id":59075,"url":"https://patchwork.plctlab.org/api/1.2/patches/59075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-19T03:47:16","name":"Buffer overflow in evax_bfd_print_eobj","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/mbox/"},{"id":59334,"url":"https://patchwork.plctlab.org/api/1.2/patches/59334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/","msgid":"<20230219173450.25555-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:46","name":"[v3,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/mbox/"},{"id":59332,"url":"https://patchwork.plctlab.org/api/1.2/patches/59332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/","msgid":"<20230219173450.25555-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:47","name":"[v3,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/mbox/"},{"id":59333,"url":"https://patchwork.plctlab.org/api/1.2/patches/59333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/","msgid":"<20230219173450.25555-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:48","name":"[v3,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/mbox/"},{"id":59331,"url":"https://patchwork.plctlab.org/api/1.2/patches/59331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/","msgid":"<20230219173450.25555-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:49","name":"[v3,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/mbox/"},{"id":59340,"url":"https://patchwork.plctlab.org/api/1.2/patches/59340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/","msgid":"<20230219173450.25555-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:50","name":"[v3,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/mbox/"},{"id":59338,"url":"https://patchwork.plctlab.org/api/1.2/patches/59338/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/","msgid":"<20230219194549.22554-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:45","name":"[v4,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/mbox/"},{"id":59361,"url":"https://patchwork.plctlab.org/api/1.2/patches/59361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/","msgid":"<20230219194549.22554-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:46","name":"[v4,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/mbox/"},{"id":59324,"url":"https://patchwork.plctlab.org/api/1.2/patches/59324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/","msgid":"<20230219194549.22554-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:47","name":"[v4,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/mbox/"},{"id":59325,"url":"https://patchwork.plctlab.org/api/1.2/patches/59325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/","msgid":"<20230219194549.22554-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:48","name":"[v4,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/mbox/"},{"id":59360,"url":"https://patchwork.plctlab.org/api/1.2/patches/59360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/","msgid":"<20230219194549.22554-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:49","name":"[v4,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/mbox/"},{"id":59371,"url":"https://patchwork.plctlab.org/api/1.2/patches/59371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-20T01:56:51","name":"In-memory nested archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/mbox/"},{"id":59328,"url":"https://patchwork.plctlab.org/api/1.2/patches/59328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/","msgid":"<20230220082224.415968-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:21","name":"[1/4] gas/testsuite: adjust a test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/mbox/"},{"id":59350,"url":"https://patchwork.plctlab.org/api/1.2/patches/59350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/","msgid":"<20230220082224.415968-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:22","name":"[2/4] ld/testsuite: don'\''t output to /dev/null on mingw hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/mbox/"},{"id":59358,"url":"https://patchwork.plctlab.org/api/1.2/patches/59358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/","msgid":"<20230220082224.415968-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:23","name":"[3/4] ld/testsuite: adjust to Windows path separator.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/mbox/"},{"id":59335,"url":"https://patchwork.plctlab.org/api/1.2/patches/59335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/","msgid":"<20230220082224.415968-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:24","name":"[4/4] ld/testsuite: handle Windows drive letter in a noinit test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/mbox/"},{"id":59456,"url":"https://patchwork.plctlab.org/api/1.2/patches/59456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/","msgid":"<20230220141328.20441-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-20T14:13:28","name":"ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/mbox/"},{"id":59466,"url":"https://patchwork.plctlab.org/api/1.2/patches/59466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/","msgid":"<20230220144302.1234792-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T14:43:02","name":"[v2] ld/testsuite: don'\''t output to /dev/null","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/mbox/"},{"id":59759,"url":"https://patchwork.plctlab.org/api/1.2/patches/59759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/","msgid":"<20230221040650.2337395-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-21T04:06:50","name":"MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/mbox/"},{"id":59767,"url":"https://patchwork.plctlab.org/api/1.2/patches/59767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:03","name":"alpha-*-vms missing libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/mbox/"},{"id":59769,"url":"https://patchwork.plctlab.org/api/1.2/patches/59769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:27","name":"ld-libs test on alpha-vms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/mbox/"},{"id":59768,"url":"https://patchwork.plctlab.org/api/1.2/patches/59768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:58","name":"Both FAIL and PASS \"check sections 2\"?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/mbox/"},{"id":59807,"url":"https://patchwork.plctlab.org/api/1.2/patches/59807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/","msgid":"<20230221090331.559683-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T09:03:31","name":"ld/testsuite: handle Windows drive letter in persistent section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/mbox/"},{"id":59864,"url":"https://patchwork.plctlab.org/api/1.2/patches/59864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/","msgid":"<87v8jv9snh.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-21T11:14:58","name":"Commit: Update description of bfd_fill_in_gnu_debuglink_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/mbox/"},{"id":60156,"url":"https://patchwork.plctlab.org/api/1.2/patches/60156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/","msgid":"<20230221161442.1554824-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T16:14:42","name":"testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/mbox/"},{"id":60284,"url":"https://patchwork.plctlab.org/api/1.2/patches/60284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T22:59:15","name":"debug_link duplicate file size checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/mbox/"},{"id":60522,"url":"https://patchwork.plctlab.org/api/1.2/patches/60522/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/","msgid":"<2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com>","list_archive_url":null,"date":"2023-02-22T13:14:48","name":"x86: avoid .byte in testcases where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/mbox/"},{"id":60572,"url":"https://patchwork.plctlab.org/api/1.2/patches/60572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/","msgid":"<20230222151639.588269-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-22T15:16:39","name":"[v2] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/mbox/"},{"id":60602,"url":"https://patchwork.plctlab.org/api/1.2/patches/60602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/","msgid":"<20230222161609.239928-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:00","name":"[v5,01/10] TIMESTAMP: ldlang: process","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/mbox/"},{"id":60606,"url":"https://patchwork.plctlab.org/api/1.2/patches/60606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/","msgid":"<20230222161609.239928-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:01","name":"[v5,02/10] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/mbox/"},{"id":60597,"url":"https://patchwork.plctlab.org/api/1.2/patches/60597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/","msgid":"<20230222161609.239928-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:02","name":"[v5,03/10] DIGEST: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/mbox/"},{"id":60599,"url":"https://patchwork.plctlab.org/api/1.2/patches/60599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/","msgid":"<20230222161609.239928-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:03","name":"[v5,04/10] LIBCRC: license","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/mbox/"},{"id":60604,"url":"https://patchwork.plctlab.org/api/1.2/patches/60604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/","msgid":"<20230222161609.239928-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:04","name":"[v5,05/10] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/mbox/"},{"id":60608,"url":"https://patchwork.plctlab.org/api/1.2/patches/60608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/","msgid":"<20230222161609.239928-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:05","name":"[v5,06/10] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/mbox/"},{"id":60609,"url":"https://patchwork.plctlab.org/api/1.2/patches/60609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/","msgid":"<20230222161609.239928-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:06","name":"[v5,07/10] DIGEST: Makefile.am: add new files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/mbox/"},{"id":60603,"url":"https://patchwork.plctlab.org/api/1.2/patches/60603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/","msgid":"<20230222161609.239928-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:07","name":"[v5,08/10] DIGEST: CRC-32/64 algorithms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/mbox/"},{"id":60605,"url":"https://patchwork.plctlab.org/api/1.2/patches/60605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/","msgid":"<20230222161609.239928-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:08","name":"[v5,09/10] DIGEST: ldmain.c: add CRC calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/mbox/"},{"id":60607,"url":"https://patchwork.plctlab.org/api/1.2/patches/60607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/","msgid":"<20230222161609.239928-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:09","name":"[v5,10/10] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/mbox/"},{"id":60774,"url":"https://patchwork.plctlab.org/api/1.2/patches/60774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:48:58","name":"Test SEC_HAS_CONTENTS before reading section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/mbox/"},{"id":60775,"url":"https://patchwork.plctlab.org/api/1.2/patches/60775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:28","name":"Test SEC_HAS_CONTENTS in relax routines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/mbox/"},{"id":60776,"url":"https://patchwork.plctlab.org/api/1.2/patches/60776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:58","name":"ip2k: don'\''t look at stab sections without relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/mbox/"},{"id":60777,"url":"https://patchwork.plctlab.org/api/1.2/patches/60777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:50:35","name":"dwarf1 .line SEC_HAS_CONTENTS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/mbox/"},{"id":60907,"url":"https://patchwork.plctlab.org/api/1.2/patches/60907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/","msgid":"<20230223110417.63915-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-23T11:04:17","name":"[v3] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/mbox/"},{"id":60908,"url":"https://patchwork.plctlab.org/api/1.2/patches/60908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/","msgid":"<20230223111115.3752443-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-23T11:11:15","name":"MIPS: support specify isa level when configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/mbox/"},{"id":60954,"url":"https://patchwork.plctlab.org/api/1.2/patches/60954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/","msgid":"<20230223124519.4228-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-23T12:45:19","name":"gas: Add --force-compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/mbox/"},{"id":61014,"url":"https://patchwork.plctlab.org/api/1.2/patches/61014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/","msgid":"<877651c1-3d70-6985-54b3-e4416bed3048@arm.com>","list_archive_url":null,"date":"2023-02-23T15:18:03","name":"[GAS,Aarch64] Add Binutils support for MEC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/mbox/"},{"id":61037,"url":"https://patchwork.plctlab.org/api/1.2/patches/61037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/","msgid":"<87bklkths4.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-23T17:26:19","name":"Commit: Better caching in elf_find_function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/mbox/"},{"id":61175,"url":"https://patchwork.plctlab.org/api/1.2/patches/61175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-24T07:53:39","name":"PR30155, ld segfault in _bfd_nearby_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/mbox/"},{"id":61302,"url":"https://patchwork.plctlab.org/api/1.2/patches/61302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:02:22","name":"gas: default .debug section compression method adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/mbox/"},{"id":61306,"url":"https://patchwork.plctlab.org/api/1.2/patches/61306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/","msgid":"<3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com>","list_archive_url":null,"date":"2023-02-24T13:08:25","name":"[1/2] x86: drop redundant calculation of EVEX broadcast size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/mbox/"},{"id":61307,"url":"https://patchwork.plctlab.org/api/1.2/patches/61307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:09:14","name":"[2/2] x86: use swap_2_operands() in build_vex_prefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/mbox/"},{"id":61506,"url":"https://patchwork.plctlab.org/api/1.2/patches/61506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/","msgid":"<87ilfqjb5y.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-25T10:23:53","name":"[PUSHED] Enable styling for GDB (Was: [PATCH] opcodes: style m68k disassembler output)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/mbox/"},{"id":61690,"url":"https://patchwork.plctlab.org/api/1.2/patches/61690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/","msgid":"<20230227005935.12270-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-27T00:59:35","name":"[v2] ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/mbox/"},{"id":61924,"url":"https://patchwork.plctlab.org/api/1.2/patches/61924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/","msgid":"<9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de>","list_archive_url":null,"date":"2023-02-27T11:43:09","name":"gas: Add --compress-debug-sections=force","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/mbox/"},{"id":61954,"url":"https://patchwork.plctlab.org/api/1.2/patches/61954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/","msgid":"<20230227134135.462271-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-27T13:41:35","name":"gas/testsuite: adjust another test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/mbox/"},{"id":62196,"url":"https://patchwork.plctlab.org/api/1.2/patches/62196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:04:56","name":"Another PE SEC_HAS_CONTENTS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/mbox/"},{"id":62197,"url":"https://patchwork.plctlab.org/api/1.2/patches/62197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:05:45","name":"Add some sanity checking in ECOFF lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/mbox/"},{"id":62198,"url":"https://patchwork.plctlab.org/api/1.2/patches/62198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:06:36","name":"Free ecoff debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/mbox/"},{"id":62205,"url":"https://patchwork.plctlab.org/api/1.2/patches/62205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/","msgid":"<20230228001633.3602-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:31","name":"[v2,1/3] gas: Unify parsing of --compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/mbox/"},{"id":62206,"url":"https://patchwork.plctlab.org/api/1.2/patches/62206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/","msgid":"<20230228001633.3602-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:32","name":"[v2,2/3] gas: Handle --compress-debug-sections=subopt1,subopt2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/mbox/"},{"id":62204,"url":"https://patchwork.plctlab.org/api/1.2/patches/62204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/","msgid":"<20230228001633.3602-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:33","name":"[v2,3/3] gas: Add --compress-debug-sections={heuristic-always, heuristic-sizewin}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/mbox/"},{"id":62220,"url":"https://patchwork.plctlab.org/api/1.2/patches/62220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:37:59","name":"chew.c printf of intptr_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/mbox/"},{"id":62640,"url":"https://patchwork.plctlab.org/api/1.2/patches/62640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/","msgid":"<2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-02-28T21:44:06","name":"opcodes/arm: adjust whitespace in cpsie instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/mbox/"},{"id":62664,"url":"https://patchwork.plctlab.org/api/1.2/patches/62664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/","msgid":"<20230228224937.3832887-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-02-28T22:49:37","name":"[needs,more,eyes] Relink also libopcodes and libgprofng to newly built libiberty.a","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"},{"id":17,"url":"https://patchwork.plctlab.org/api/1.2/bundles/17/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-03","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":62751,"url":"https://patchwork.plctlab.org/api/1.2/patches/62751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T03:59:18","name":"Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/mbox/"},{"id":62752,"url":"https://patchwork.plctlab.org/api/1.2/patches/62752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:03","name":"gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/mbox/"},{"id":62753,"url":"https://patchwork.plctlab.org/api/1.2/patches/62753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:36","name":"Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/mbox/"},{"id":62932,"url":"https://patchwork.plctlab.org/api/1.2/patches/62932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/","msgid":"<20230301144756.1847278-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:46","name":"[v6,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/mbox/"},{"id":62934,"url":"https://patchwork.plctlab.org/api/1.2/patches/62934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/","msgid":"<20230301144756.1847278-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:47","name":"[v6,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/mbox/"},{"id":62935,"url":"https://patchwork.plctlab.org/api/1.2/patches/62935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/","msgid":"<20230301144756.1847278-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:48","name":"[v6,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/mbox/"},{"id":62933,"url":"https://patchwork.plctlab.org/api/1.2/patches/62933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/","msgid":"<20230301144756.1847278-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:49","name":"[v6,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/mbox/"},{"id":62937,"url":"https://patchwork.plctlab.org/api/1.2/patches/62937/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/","msgid":"<20230301144756.1847278-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:50","name":"[v6,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/mbox/"},{"id":62941,"url":"https://patchwork.plctlab.org/api/1.2/patches/62941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/","msgid":"<20230301144756.1847278-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:51","name":"[v6,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/mbox/"},{"id":62939,"url":"https://patchwork.plctlab.org/api/1.2/patches/62939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/","msgid":"<20230301144756.1847278-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:52","name":"[v6,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/mbox/"},{"id":62940,"url":"https://patchwork.plctlab.org/api/1.2/patches/62940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/","msgid":"<20230301144756.1847278-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:53","name":"[v6,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/mbox/"},{"id":62944,"url":"https://patchwork.plctlab.org/api/1.2/patches/62944/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/","msgid":"<20230301144756.1847278-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:54","name":"[v6,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/mbox/"},{"id":62936,"url":"https://patchwork.plctlab.org/api/1.2/patches/62936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/","msgid":"<20230301144756.1847278-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:55","name":"[v6,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/mbox/"},{"id":62947,"url":"https://patchwork.plctlab.org/api/1.2/patches/62947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/","msgid":"<20230301144756.1847278-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:56","name":"[v6,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/mbox/"},{"id":62967,"url":"https://patchwork.plctlab.org/api/1.2/patches/62967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/","msgid":"<20230301154513.1850449-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:03","name":"[v7,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/mbox/"},{"id":62966,"url":"https://patchwork.plctlab.org/api/1.2/patches/62966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/","msgid":"<20230301154513.1850449-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:04","name":"[v7,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/mbox/"},{"id":62971,"url":"https://patchwork.plctlab.org/api/1.2/patches/62971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/","msgid":"<20230301154513.1850449-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:05","name":"[v7,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/mbox/"},{"id":62973,"url":"https://patchwork.plctlab.org/api/1.2/patches/62973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/","msgid":"<20230301154513.1850449-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:06","name":"[v7,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/mbox/"},{"id":62972,"url":"https://patchwork.plctlab.org/api/1.2/patches/62972/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/","msgid":"<20230301154513.1850449-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:07","name":"[v7,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/mbox/"},{"id":62974,"url":"https://patchwork.plctlab.org/api/1.2/patches/62974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/","msgid":"<20230301154513.1850449-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:08","name":"[v7,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/mbox/"},{"id":62968,"url":"https://patchwork.plctlab.org/api/1.2/patches/62968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/","msgid":"<20230301154513.1850449-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:09","name":"[v7,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/mbox/"},{"id":62994,"url":"https://patchwork.plctlab.org/api/1.2/patches/62994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/","msgid":"<20230301173022.1851188-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:19","name":"[v7,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/mbox/"},{"id":62997,"url":"https://patchwork.plctlab.org/api/1.2/patches/62997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/","msgid":"<20230301173022.1851188-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:20","name":"[v7,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/mbox/"},{"id":62995,"url":"https://patchwork.plctlab.org/api/1.2/patches/62995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/","msgid":"<20230301173022.1851188-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:21","name":"[v7,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/mbox/"},{"id":62996,"url":"https://patchwork.plctlab.org/api/1.2/patches/62996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/","msgid":"<20230301173022.1851188-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:22","name":"[v7,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/mbox/"},{"id":62999,"url":"https://patchwork.plctlab.org/api/1.2/patches/62999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/","msgid":"<20230301174325.1858522-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:15","name":"[v8,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/mbox/"},{"id":63002,"url":"https://patchwork.plctlab.org/api/1.2/patches/63002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/","msgid":"<20230301174325.1858522-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:16","name":"[v8,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/mbox/"},{"id":63000,"url":"https://patchwork.plctlab.org/api/1.2/patches/63000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/","msgid":"<20230301174325.1858522-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:17","name":"[v8,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/mbox/"},{"id":63001,"url":"https://patchwork.plctlab.org/api/1.2/patches/63001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/","msgid":"<20230301174325.1858522-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:18","name":"[v8,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/mbox/"},{"id":63005,"url":"https://patchwork.plctlab.org/api/1.2/patches/63005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/","msgid":"<20230301174325.1858522-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:19","name":"[v8,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/mbox/"},{"id":63006,"url":"https://patchwork.plctlab.org/api/1.2/patches/63006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/","msgid":"<20230301174325.1858522-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:20","name":"[v8,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/mbox/"},{"id":63007,"url":"https://patchwork.plctlab.org/api/1.2/patches/63007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/","msgid":"<20230301174325.1858522-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:21","name":"[v8,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/mbox/"},{"id":63008,"url":"https://patchwork.plctlab.org/api/1.2/patches/63008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/","msgid":"<20230301174325.1858522-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:22","name":"[v8,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/mbox/"},{"id":63010,"url":"https://patchwork.plctlab.org/api/1.2/patches/63010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/","msgid":"<20230301174325.1858522-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:23","name":"[v8,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/mbox/"},{"id":63011,"url":"https://patchwork.plctlab.org/api/1.2/patches/63011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/","msgid":"<20230301174325.1858522-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:24","name":"[v8,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/mbox/"},{"id":63004,"url":"https://patchwork.plctlab.org/api/1.2/patches/63004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/","msgid":"<20230301174325.1858522-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:25","name":"[v8,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/mbox/"},{"id":63103,"url":"https://patchwork.plctlab.org/api/1.2/patches/63103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:29","name":"Using .mri in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/mbox/"},{"id":63104,"url":"https://patchwork.plctlab.org/api/1.2/patches/63104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:58","name":"More bounds checking in macro_expand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/mbox/"},{"id":63167,"url":"https://patchwork.plctlab.org/api/1.2/patches/63167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/","msgid":"<20230302015222.291088-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-02T01:52:22","name":"[v2] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/mbox/"},{"id":63263,"url":"https://patchwork.plctlab.org/api/1.2/patches/63263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/","msgid":"<20230302080137.3346439-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:01:37","name":"elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/mbox/"},{"id":63267,"url":"https://patchwork.plctlab.org/api/1.2/patches/63267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/","msgid":"<20230302081452.3429908-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:14:52","name":"[RESEND] elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/mbox/"},{"id":63360,"url":"https://patchwork.plctlab.org/api/1.2/patches/63360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/","msgid":"<20230302112531.200647-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-02T11:25:31","name":"BPF relocations review / refactoring","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/mbox/"},{"id":63387,"url":"https://patchwork.plctlab.org/api/1.2/patches/63387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-02T12:01:25","name":"Don'\''t write zeros to a gap in the output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/mbox/"},{"id":63554,"url":"https://patchwork.plctlab.org/api/1.2/patches/63554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/","msgid":"<20230302201029.vflqmyjxh7qnyxa3@google.com>","list_archive_url":null,"date":"2023-03-02T20:10:29","name":"[v2] ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/mbox/"},{"id":63555,"url":"https://patchwork.plctlab.org/api/1.2/patches/63555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/","msgid":"<20230302201722.1304941-1-maskray@google.com>","list_archive_url":null,"date":"2023-03-02T20:17:22","name":"[v2] ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/mbox/"},{"id":63603,"url":"https://patchwork.plctlab.org/api/1.2/patches/63603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/","msgid":"<20230302220408.1925678-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:58","name":"[v9,01/11,gdb/testsuite] Fix gdb.rust/watch.exp on ppc64le","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/mbox/"},{"id":63598,"url":"https://patchwork.plctlab.org/api/1.2/patches/63598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/","msgid":"<20230302220408.1925678-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:59","name":"[v9,02/11] Remove value_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/mbox/"},{"id":63607,"url":"https://patchwork.plctlab.org/api/1.2/patches/63607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/","msgid":"<20230302220408.1925678-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:00","name":"[v9,03/11,gdb/testsuite] Fix gdb.python/py-breakpoint.exp timeouts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/mbox/"},{"id":63602,"url":"https://patchwork.plctlab.org/api/1.2/patches/63602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/","msgid":"<20230302220408.1925678-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:01","name":"[v9,04/11] gdb: add HtabPrinter to gdb-gdb.py.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/mbox/"},{"id":63608,"url":"https://patchwork.plctlab.org/api/1.2/patches/63608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/","msgid":"<20230302220408.1925678-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:02","name":"[v9,05/11] Automatic date update in version.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/mbox/"},{"id":63609,"url":"https://patchwork.plctlab.org/api/1.2/patches/63609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/","msgid":"<20230302220408.1925678-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:03","name":"[v9,06/11] Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/mbox/"},{"id":63599,"url":"https://patchwork.plctlab.org/api/1.2/patches/63599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/","msgid":"<20230302220408.1925678-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:04","name":"[v9,07/11] gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/mbox/"},{"id":63610,"url":"https://patchwork.plctlab.org/api/1.2/patches/63610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/","msgid":"<20230302220408.1925678-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:05","name":"[v9,08/11] Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/mbox/"},{"id":63606,"url":"https://patchwork.plctlab.org/api/1.2/patches/63606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/","msgid":"<20230302220408.1925678-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:06","name":"[v9,09/11,gdb/testsuite] Add another xfail case in gdb.python/py-record-btrace.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/mbox/"},{"id":63605,"url":"https://patchwork.plctlab.org/api/1.2/patches/63605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/","msgid":"<20230302220408.1925678-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:07","name":"[v9,10/11] Fix btrace regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/mbox/"},{"id":63601,"url":"https://patchwork.plctlab.org/api/1.2/patches/63601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/","msgid":"<20230302220408.1925678-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:08","name":"[v9,11/11] Fix typo with my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/mbox/"},{"id":63630,"url":"https://patchwork.plctlab.org/api/1.2/patches/63630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/","msgid":"<20230302231051.1928782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:41","name":"[v10,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/mbox/"},{"id":63632,"url":"https://patchwork.plctlab.org/api/1.2/patches/63632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/","msgid":"<20230302231051.1928782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:42","name":"[v10,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/mbox/"},{"id":63635,"url":"https://patchwork.plctlab.org/api/1.2/patches/63635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/","msgid":"<20230302231051.1928782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:43","name":"[v10,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/mbox/"},{"id":63633,"url":"https://patchwork.plctlab.org/api/1.2/patches/63633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/","msgid":"<20230302231051.1928782-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:44","name":"[v10,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/mbox/"},{"id":63631,"url":"https://patchwork.plctlab.org/api/1.2/patches/63631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/","msgid":"<20230302231051.1928782-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:45","name":"[v10,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/mbox/"},{"id":63636,"url":"https://patchwork.plctlab.org/api/1.2/patches/63636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/","msgid":"<20230302231051.1928782-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:46","name":"[v10,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/mbox/"},{"id":63634,"url":"https://patchwork.plctlab.org/api/1.2/patches/63634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/","msgid":"<20230302231051.1928782-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:47","name":"[v10,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/mbox/"},{"id":63640,"url":"https://patchwork.plctlab.org/api/1.2/patches/63640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/","msgid":"<20230302231051.1928782-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:48","name":"[v10,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/mbox/"},{"id":63642,"url":"https://patchwork.plctlab.org/api/1.2/patches/63642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/","msgid":"<20230302231051.1928782-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:49","name":"[v10,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/mbox/"},{"id":63641,"url":"https://patchwork.plctlab.org/api/1.2/patches/63641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/","msgid":"<20230302231051.1928782-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:50","name":"[v10,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/mbox/"},{"id":63644,"url":"https://patchwork.plctlab.org/api/1.2/patches/63644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/","msgid":"<20230302231051.1928782-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:51","name":"[v10,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/mbox/"},{"id":63749,"url":"https://patchwork.plctlab.org/api/1.2/patches/63749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:46:14","name":"binutils coff type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/mbox/"},{"id":63750,"url":"https://patchwork.plctlab.org/api/1.2/patches/63750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:47:11","name":"Tidy type handling in binutils/rdcoff.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/mbox/"},{"id":63885,"url":"https://patchwork.plctlab.org/api/1.2/patches/63885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T12:56:20","name":"[01/18] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/mbox/"},{"id":63887,"url":"https://patchwork.plctlab.org/api/1.2/patches/63887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/","msgid":"<3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:00","name":"[02/18] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/mbox/"},{"id":63889,"url":"https://patchwork.plctlab.org/api/1.2/patches/63889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/","msgid":"<242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:39","name":"[03/18] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/mbox/"},{"id":63892,"url":"https://patchwork.plctlab.org/api/1.2/patches/63892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/","msgid":"<2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:12","name":"[04/18] x86: use set_rex_vrex() also for short-form handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/mbox/"},{"id":63893,"url":"https://patchwork.plctlab.org/api/1.2/patches/63893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/","msgid":"<34990244-84ae-bd27-04c3-1632ad5d7841@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:33","name":"[05/18] x86: move more disp processing out of md_assemble()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/mbox/"},{"id":63895,"url":"https://patchwork.plctlab.org/api/1.2/patches/63895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/","msgid":"<83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com>","list_archive_url":null,"date":"2023-03-03T12:59:23","name":"[06/18] x86-64: adjust REX-prefix part of SSE2AVX test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/mbox/"},{"id":63896,"url":"https://patchwork.plctlab.org/api/1.2/patches/63896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/","msgid":"<462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:05","name":"[07/18] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/mbox/"},{"id":63897,"url":"https://patchwork.plctlab.org/api/1.2/patches/63897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/","msgid":"<7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:50","name":"[08/18] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/mbox/"},{"id":63898,"url":"https://patchwork.plctlab.org/api/1.2/patches/63898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/","msgid":"<5f7617d7-f545-cb43-e133-080abb5ede88@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:14","name":"[09/18] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/mbox/"},{"id":63899,"url":"https://patchwork.plctlab.org/api/1.2/patches/63899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/","msgid":"<42f27545-f571-c78f-415c-50817730faea@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:41","name":"[10/18] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/mbox/"},{"id":63900,"url":"https://patchwork.plctlab.org/api/1.2/patches/63900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:02:44","name":"[11/18] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/mbox/"},{"id":63902,"url":"https://patchwork.plctlab.org/api/1.2/patches/63902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/","msgid":"<689eb629-ad65-4611-2a22-ac0dea62590d@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:17","name":"[12/18] x86: decouple broadcast type and bytes fields","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/mbox/"},{"id":63903,"url":"https://patchwork.plctlab.org/api/1.2/patches/63903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/","msgid":"<3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:51","name":"[13/18] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/mbox/"},{"id":63904,"url":"https://patchwork.plctlab.org/api/1.2/patches/63904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/","msgid":"<433b1d03-2e38-8b3f-be46-c859e678959f@suse.com>","list_archive_url":null,"date":"2023-03-03T13:04:32","name":"[14/18] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/mbox/"},{"id":63905,"url":"https://patchwork.plctlab.org/api/1.2/patches/63905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:05:00","name":"[15/18] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/mbox/"},{"id":63906,"url":"https://patchwork.plctlab.org/api/1.2/patches/63906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/","msgid":"<14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com>","list_archive_url":null,"date":"2023-03-03T13:05:36","name":"[16/18] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/mbox/"},{"id":63907,"url":"https://patchwork.plctlab.org/api/1.2/patches/63907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/","msgid":"<10b9c1df-587e-e788-641b-43ccde48be21@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:25","name":"[17/18] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/mbox/"},{"id":63908,"url":"https://patchwork.plctlab.org/api/1.2/patches/63908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/","msgid":"<390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:56","name":"[RFC,18/18] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/mbox/"},{"id":63958,"url":"https://patchwork.plctlab.org/api/1.2/patches/63958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/","msgid":"<20230303144706.1977061-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:56","name":"[v11,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/mbox/"},{"id":63953,"url":"https://patchwork.plctlab.org/api/1.2/patches/63953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/","msgid":"<20230303144706.1977061-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:57","name":"[v11,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/mbox/"},{"id":63954,"url":"https://patchwork.plctlab.org/api/1.2/patches/63954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/","msgid":"<20230303144706.1977061-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:58","name":"[v11,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/mbox/"},{"id":63966,"url":"https://patchwork.plctlab.org/api/1.2/patches/63966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/","msgid":"<20230303144706.1977061-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:59","name":"[v11,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/mbox/"},{"id":63962,"url":"https://patchwork.plctlab.org/api/1.2/patches/63962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/","msgid":"<20230303144706.1977061-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:00","name":"[v11,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/mbox/"},{"id":63960,"url":"https://patchwork.plctlab.org/api/1.2/patches/63960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/","msgid":"<20230303144706.1977061-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:01","name":"[v11,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/mbox/"},{"id":63964,"url":"https://patchwork.plctlab.org/api/1.2/patches/63964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/","msgid":"<20230303144706.1977061-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:02","name":"[v11,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/mbox/"},{"id":63961,"url":"https://patchwork.plctlab.org/api/1.2/patches/63961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/","msgid":"<20230303144706.1977061-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:03","name":"[v11,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/mbox/"},{"id":63955,"url":"https://patchwork.plctlab.org/api/1.2/patches/63955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/","msgid":"<20230303144706.1977061-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:04","name":"[v11,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/mbox/"},{"id":63967,"url":"https://patchwork.plctlab.org/api/1.2/patches/63967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/","msgid":"<20230303144706.1977061-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:05","name":"[v11,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/mbox/"},{"id":63965,"url":"https://patchwork.plctlab.org/api/1.2/patches/63965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/","msgid":"<20230303144706.1977061-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:06","name":"[v11,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/mbox/"},{"id":64411,"url":"https://patchwork.plctlab.org/api/1.2/patches/64411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:27:44","name":"Correct objdump command line error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/mbox/"},{"id":64412,"url":"https://patchwork.plctlab.org/api/1.2/patches/64412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:12","name":"Move nm.c cached line number info to bfd usrdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/mbox/"},{"id":64413,"url":"https://patchwork.plctlab.org/api/1.2/patches/64413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:47","name":"Downgrade nm fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/mbox/"},{"id":64414,"url":"https://patchwork.plctlab.org/api/1.2/patches/64414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:30:37","name":"Downgrade addr2line fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/mbox/"},{"id":64415,"url":"https://patchwork.plctlab.org/api/1.2/patches/64415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:10","name":"Downgrade objdump fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/mbox/"},{"id":64416,"url":"https://patchwork.plctlab.org/api/1.2/patches/64416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:47","name":"Correct odd loop in ecoff lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/mbox/"},{"id":64418,"url":"https://patchwork.plctlab.org/api/1.2/patches/64418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:16","name":"More _bfd_ecoff_locate_line sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/mbox/"},{"id":64417,"url":"https://patchwork.plctlab.org/api/1.2/patches/64417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:45","name":"PR30198, Assertion and segfault when linking x86_64 elf and coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/mbox/"},{"id":64619,"url":"https://patchwork.plctlab.org/api/1.2/patches/64619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T11:46:27","name":"macho null dereference read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/mbox/"},{"id":64651,"url":"https://patchwork.plctlab.org/api/1.2/patches/64651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/","msgid":"<20230306133158.91917-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:48","name":"[v12,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/mbox/"},{"id":64652,"url":"https://patchwork.plctlab.org/api/1.2/patches/64652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/","msgid":"<20230306133158.91917-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:49","name":"[v12,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/mbox/"},{"id":64653,"url":"https://patchwork.plctlab.org/api/1.2/patches/64653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/","msgid":"<20230306133158.91917-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:50","name":"[v12,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/mbox/"},{"id":64657,"url":"https://patchwork.plctlab.org/api/1.2/patches/64657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/","msgid":"<20230306133158.91917-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:51","name":"[v12,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/mbox/"},{"id":64654,"url":"https://patchwork.plctlab.org/api/1.2/patches/64654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/","msgid":"<20230306133158.91917-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:52","name":"[v12,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/mbox/"},{"id":64655,"url":"https://patchwork.plctlab.org/api/1.2/patches/64655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/","msgid":"<20230306133158.91917-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:53","name":"[v12,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/mbox/"},{"id":64656,"url":"https://patchwork.plctlab.org/api/1.2/patches/64656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/","msgid":"<20230306133158.91917-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:54","name":"[v12,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/mbox/"},{"id":64658,"url":"https://patchwork.plctlab.org/api/1.2/patches/64658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/","msgid":"<20230306133158.91917-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:55","name":"[v12,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/mbox/"},{"id":64661,"url":"https://patchwork.plctlab.org/api/1.2/patches/64661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/","msgid":"<20230306133158.91917-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:56","name":"[v12,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/mbox/"},{"id":64660,"url":"https://patchwork.plctlab.org/api/1.2/patches/64660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/","msgid":"<20230306133158.91917-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:57","name":"[v12,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/mbox/"},{"id":64659,"url":"https://patchwork.plctlab.org/api/1.2/patches/64659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/","msgid":"<20230306133158.91917-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:58","name":"[v12,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/mbox/"},{"id":65273,"url":"https://patchwork.plctlab.org/api/1.2/patches/65273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/","msgid":"<20230307050431.288433-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-07T05:04:31","name":"[Review,is,needed] gprofng: read Dwarf 5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":65986,"url":"https://patchwork.plctlab.org/api/1.2/patches/65986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:14:51","name":"z8 and z80 coff_reloc16_extra_cases sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/mbox/"},{"id":65987,"url":"https://patchwork.plctlab.org/api/1.2/patches/65987/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:15:55","name":"Regen potfiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/mbox/"},{"id":66046,"url":"https://patchwork.plctlab.org/api/1.2/patches/66046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T07:28:51","name":"Tidy pe_ILF_build_a_bfd a little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/mbox/"},{"id":66183,"url":"https://patchwork.plctlab.org/api/1.2/patches/66183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/","msgid":"<20230308125441.356419-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-08T12:54:41","name":"[v1] DIGEST: Disable 64-bit CRC for 32-bit BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/mbox/"},{"id":66328,"url":"https://patchwork.plctlab.org/api/1.2/patches/66328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:07:35","name":"[1/4] gas: drop function pointer parameter from macro_init()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/mbox/"},{"id":66329,"url":"https://patchwork.plctlab.org/api/1.2/patches/66329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:08:17","name":"[2/4] gas: isolate macro_strip_at to macro.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/mbox/"},{"id":66332,"url":"https://patchwork.plctlab.org/api/1.2/patches/66332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/","msgid":"<0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com>","list_archive_url":null,"date":"2023-03-08T16:08:39","name":"[3/4] gas: use flag_mri directly in macro processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/mbox/"},{"id":66336,"url":"https://patchwork.plctlab.org/api/1.2/patches/66336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/","msgid":"<06908d40-8d11-9540-6932-efb4f54dba0f@suse.com>","list_archive_url":null,"date":"2023-03-08T16:09:22","name":"[4/4] gas: expose flag_macro_alternate globally","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/mbox/"},{"id":66649,"url":"https://patchwork.plctlab.org/api/1.2/patches/66649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/","msgid":"<20230309080446.24714-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-09T08:04:46","name":"RISC-V: Segment fault in riscv_elf_append_rela.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/mbox/"},{"id":66827,"url":"https://patchwork.plctlab.org/api/1.2/patches/66827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:16:39","name":"Allow frag address wrapping in absolute section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/mbox/"},{"id":66828,"url":"https://patchwork.plctlab.org/api/1.2/patches/66828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:17:26","name":"objdump: report no section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/mbox/"},{"id":67175,"url":"https://patchwork.plctlab.org/api/1.2/patches/67175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/","msgid":"<20230310000817.751962-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:11","name":"[v1,1/7] SECTOR: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/mbox/"},{"id":67174,"url":"https://patchwork.plctlab.org/api/1.2/patches/67174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/","msgid":"<20230310000817.751962-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:12","name":"[v1,2/7] SECTOR: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/mbox/"},{"id":67177,"url":"https://patchwork.plctlab.org/api/1.2/patches/67177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/","msgid":"<20230310000817.751962-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:13","name":"[v1,3/7] SECTOR: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/mbox/"},{"id":67179,"url":"https://patchwork.plctlab.org/api/1.2/patches/67179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/","msgid":"<20230310000817.751962-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:14","name":"[v1,4/7] SECTOR: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/mbox/"},{"id":67180,"url":"https://patchwork.plctlab.org/api/1.2/patches/67180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/","msgid":"<20230310000817.751962-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:15","name":"[v1,5/7] SECTOR: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/mbox/"},{"id":67176,"url":"https://patchwork.plctlab.org/api/1.2/patches/67176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/","msgid":"<20230310000817.751962-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:16","name":"[v1,6/7] SECTOR: add testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/mbox/"},{"id":67178,"url":"https://patchwork.plctlab.org/api/1.2/patches/67178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/","msgid":"<20230310000817.751962-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:17","name":"[v1,7/7] SECTOR: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/mbox/"},{"id":67202,"url":"https://patchwork.plctlab.org/api/1.2/patches/67202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-10T04:15:23","name":"eh static data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/mbox/"},{"id":67293,"url":"https://patchwork.plctlab.org/api/1.2/patches/67293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:25:27","name":"[v2,1/7] RISC-V: minor effort reduction in relocation specifier parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/mbox/"},{"id":67294,"url":"https://patchwork.plctlab.org/api/1.2/patches/67294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/","msgid":"<366e4dcf-e273-a321-dd38-7adf4212c901@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:00","name":"[v2,2/7] RISC-V: drop \"percent_op\" parameter from my_getOpcodeExpression()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/mbox/"},{"id":67296,"url":"https://patchwork.plctlab.org/api/1.2/patches/67296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/","msgid":"<5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:25","name":"[v2,3/7] RISC-V: avoid redundant and misleading/wrong error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/mbox/"},{"id":67297,"url":"https://patchwork.plctlab.org/api/1.2/patches/67297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:27:05","name":"[v2,4/7] RISC-V: don'\''t recognize bogus relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/mbox/"},{"id":67302,"url":"https://patchwork.plctlab.org/api/1.2/patches/67302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/","msgid":"<89f892c8-e378-b81c-7b13-322a7876a252@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:26","name":"[v2,5/7] RISC-V: relax post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/mbox/"},{"id":67301,"url":"https://patchwork.plctlab.org/api/1.2/patches/67301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/","msgid":"<756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:58","name":"[v2,6/7] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/mbox/"},{"id":67305,"url":"https://patchwork.plctlab.org/api/1.2/patches/67305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/","msgid":"<54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com>","list_archive_url":null,"date":"2023-03-10T09:28:23","name":"[v2,7/7] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/mbox/"},{"id":67308,"url":"https://patchwork.plctlab.org/api/1.2/patches/67308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/","msgid":"<150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com>","list_archive_url":null,"date":"2023-03-10T09:36:31","name":"[RFC] RISC-V: alter the special character used in FAKE_LABEL_NAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/mbox/"},{"id":67313,"url":"https://patchwork.plctlab.org/api/1.2/patches/67313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:43:48","name":"gas: apply md_register_arithmetic also to unary '\''+'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/mbox/"},{"id":67317,"url":"https://patchwork.plctlab.org/api/1.2/patches/67317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/","msgid":"<312cb612-378a-be36-6f6c-62df7313975d@suse.com>","list_archive_url":null,"date":"2023-03-10T10:11:28","name":"x86: drop identifier_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/mbox/"},{"id":67319,"url":"https://patchwork.plctlab.org/api/1.2/patches/67319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/","msgid":"<97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:22","name":"[v2,01/14] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/mbox/"},{"id":67320,"url":"https://patchwork.plctlab.org/api/1.2/patches/67320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/","msgid":"<8df023f9-58a5-dca7-badd-f3354ed18442@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:50","name":"[v2,02/14] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/mbox/"},{"id":67321,"url":"https://patchwork.plctlab.org/api/1.2/patches/67321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/","msgid":"<5771df73-12d8-e880-a051-86c09d6bdb06@suse.com>","list_archive_url":null,"date":"2023-03-10T10:20:26","name":"[v2,03/14] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/mbox/"},{"id":67322,"url":"https://patchwork.plctlab.org/api/1.2/patches/67322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:21:11","name":"[v2,04/14] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/mbox/"},{"id":67325,"url":"https://patchwork.plctlab.org/api/1.2/patches/67325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/","msgid":"<08829d31-820b-7dea-5609-de609bf69aa9@suse.com>","list_archive_url":null,"date":"2023-03-10T10:21:48","name":"[v2,05/14] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/mbox/"},{"id":67323,"url":"https://patchwork.plctlab.org/api/1.2/patches/67323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:22:16","name":"[v2,06/14] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/mbox/"},{"id":67326,"url":"https://patchwork.plctlab.org/api/1.2/patches/67326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/","msgid":"<667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com>","list_archive_url":null,"date":"2023-03-10T10:22:38","name":"[v2,07/14] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/mbox/"},{"id":67327,"url":"https://patchwork.plctlab.org/api/1.2/patches/67327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/","msgid":"<8d917f97-af55-11f3-a9f8-d5a209725336@suse.com>","list_archive_url":null,"date":"2023-03-10T10:23:40","name":"[v2,08/14] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/mbox/"},{"id":67328,"url":"https://patchwork.plctlab.org/api/1.2/patches/67328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/","msgid":"<010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:03","name":"[v2,09/14] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/mbox/"},{"id":67329,"url":"https://patchwork.plctlab.org/api/1.2/patches/67329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/","msgid":"<68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:53","name":"[v2,10/14] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/mbox/"},{"id":67330,"url":"https://patchwork.plctlab.org/api/1.2/patches/67330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:25:43","name":"[v2,11/14] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/mbox/"},{"id":67331,"url":"https://patchwork.plctlab.org/api/1.2/patches/67331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:26:03","name":"[v2,12/14] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/mbox/"},{"id":67332,"url":"https://patchwork.plctlab.org/api/1.2/patches/67332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/","msgid":"<2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com>","list_archive_url":null,"date":"2023-03-10T10:26:44","name":"[v2,13/14] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/mbox/"},{"id":67333,"url":"https://patchwork.plctlab.org/api/1.2/patches/67333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:27:47","name":"[RFC,v2,14/14] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/mbox/"},{"id":68729,"url":"https://patchwork.plctlab.org/api/1.2/patches/68729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/","msgid":"<20230313102216.355828-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-03-13T10:22:16","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/mbox/"},{"id":69242,"url":"https://patchwork.plctlab.org/api/1.2/patches/69242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:22","name":"gas/compress-debug.c init all of strm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/mbox/"},{"id":69243,"url":"https://patchwork.plctlab.org/api/1.2/patches/69243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:46","name":"gas/ecoff.c: don'\''t use zero struct copies to init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/mbox/"},{"id":69245,"url":"https://patchwork.plctlab.org/api/1.2/patches/69245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:09","name":"gas/dwarf2dbg.c init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/mbox/"},{"id":69244,"url":"https://patchwork.plctlab.org/api/1.2/patches/69244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:38","name":"gas .include and .incbin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/mbox/"},{"id":69246,"url":"https://patchwork.plctlab.org/api/1.2/patches/69246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:00","name":"gas/read.c: init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/mbox/"},{"id":69247,"url":"https://patchwork.plctlab.org/api/1.2/patches/69247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:31","name":"Sanity check read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/mbox/"},{"id":69248,"url":"https://patchwork.plctlab.org/api/1.2/patches/69248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:06:24","name":"objdump segfault after symbol table error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/mbox/"},{"id":69845,"url":"https://patchwork.plctlab.org/api/1.2/patches/69845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/","msgid":"<20230314220114.1117782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:12","name":"[v1,1/3] CHIP: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/mbox/"},{"id":69843,"url":"https://patchwork.plctlab.org/api/1.2/patches/69843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/","msgid":"<20230314220114.1117782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:13","name":"[v1,2/3] CHIP: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/mbox/"},{"id":69844,"url":"https://patchwork.plctlab.org/api/1.2/patches/69844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/","msgid":"<20230314220114.1117782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:14","name":"[v1,3/3] CHIP: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/mbox/"},{"id":70532,"url":"https://patchwork.plctlab.org/api/1.2/patches/70532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T00:58:20","name":"PR30217, dynamic relocations using local dynamic symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/mbox/"},{"id":70595,"url":"https://patchwork.plctlab.org/api/1.2/patches/70595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T07:01:08","name":"cpu/mem.opc whitespace tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/mbox/"},{"id":70703,"url":"https://patchwork.plctlab.org/api/1.2/patches/70703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/","msgid":"<20230316101736.482737-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:32","name":"[1/5] configure: add new target aarch64-*-nto*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/mbox/"},{"id":70705,"url":"https://patchwork.plctlab.org/api/1.2/patches/70705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/","msgid":"<20230316101736.482737-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:33","name":"[2/5] readelf: add support for QNT_STACK note subsections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/mbox/"},{"id":70706,"url":"https://patchwork.plctlab.org/api/1.2/patches/70706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/","msgid":"<20230316101736.482737-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:34","name":"[3/5] ld: add support of QNX stack arguments for aarch64nto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/mbox/"},{"id":70704,"url":"https://patchwork.plctlab.org/api/1.2/patches/70704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/","msgid":"<20230316101736.482737-5-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:35","name":"[4/5] ld/testsuite: add aarch64nto to ld-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/mbox/"},{"id":70707,"url":"https://patchwork.plctlab.org/api/1.2/patches/70707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/","msgid":"<20230316101736.482737-6-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:36","name":"[5/5] ld/testsuite: disable ilp32 tests for aarch64-qnx","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/mbox/"},{"id":70782,"url":"https://patchwork.plctlab.org/api/1.2/patches/70782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/","msgid":"<20230316132101.205752-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-03-16T13:21:01","name":"Re: Add --enable-linker-version option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/mbox/"},{"id":71031,"url":"https://patchwork.plctlab.org/api/1.2/patches/71031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/","msgid":"<20230317015323.567132-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-17T01:53:23","name":"RISC-V: Adjust the '\''print_insn'\'' return value of disassembling.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/mbox/"},{"id":71117,"url":"https://patchwork.plctlab.org/api/1.2/patches/71117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/","msgid":"","list_archive_url":null,"date":"2023-03-17T07:50:42","name":"Add support to readelf for the PT_OPENBSD_MUTABLE segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/mbox/"},{"id":71230,"url":"https://patchwork.plctlab.org/api/1.2/patches/71230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:41:27","name":"strange segfault i386-dis.c:9815:28","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/mbox/"},{"id":71234,"url":"https://patchwork.plctlab.org/api/1.2/patches/71234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:45:44","name":"Another source_sh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/mbox/"},{"id":71237,"url":"https://patchwork.plctlab.org/api/1.2/patches/71237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:46:10","name":"mach-o: out of memory in get_dynamic_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/mbox/"},{"id":71244,"url":"https://patchwork.plctlab.org/api/1.2/patches/71244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/","msgid":"<20230317105552.82190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-17T10:55:52","name":"RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/mbox/"},{"id":71345,"url":"https://patchwork.plctlab.org/api/1.2/patches/71345/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:44","name":"[1/2] Reloc howto access broken for BPF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/mbox/"},{"id":71346,"url":"https://patchwork.plctlab.org/api/1.2/patches/71346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-3-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:45","name":"[2/2] Changed ld and gas BPF tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/mbox/"},{"id":71521,"url":"https://patchwork.plctlab.org/api/1.2/patches/71521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/","msgid":"<20230317233448.1832535-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-17T23:34:48","name":"[Review,is,neded] gprofng: Use prototype to call libc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":71749,"url":"https://patchwork.plctlab.org/api/1.2/patches/71749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:02","name":"ctf segfaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/mbox/"},{"id":71751,"url":"https://patchwork.plctlab.org/api/1.2/patches/71751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:44","name":"Another sanity check for read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/mbox/"},{"id":71752,"url":"https://patchwork.plctlab.org/api/1.2/patches/71752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:52:25","name":"rewrite_elf_program_header and want_p_paddr_set_to_zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/mbox/"},{"id":71753,"url":"https://patchwork.plctlab.org/api/1.2/patches/71753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:04","name":"XCOFF archive sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/mbox/"},{"id":71754,"url":"https://patchwork.plctlab.org/api/1.2/patches/71754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:34","name":"Regen ld/po/BLD-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/mbox/"},{"id":71942,"url":"https://patchwork.plctlab.org/api/1.2/patches/71942/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/","msgid":"<20230320033444.2819-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-20T03:34:44","name":"[v2] RISC-V: Fix disassemble fetch fail return value.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/mbox/"},{"id":72083,"url":"https://patchwork.plctlab.org/api/1.2/patches/72083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-20T10:33:27","name":"libctf: unused variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/mbox/"},{"id":72295,"url":"https://patchwork.plctlab.org/api/1.2/patches/72295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/","msgid":"<20230320170313.354203-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-20T17:03:13","name":"x86: Check unbalanced braces in memory reference","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/mbox/"},{"id":72904,"url":"https://patchwork.plctlab.org/api/1.2/patches/72904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/","msgid":"<20230321142839.672428-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:39","name":"[1/3] bfd: aarch64: Refactor stub sizing code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/mbox/"},{"id":72903,"url":"https://patchwork.plctlab.org/api/1.2/patches/72903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/","msgid":"<20230321142848.672474-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:48","name":"[2/3] bfd: aarch64: Fix stubs that may break BTI PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/mbox/"},{"id":72905,"url":"https://patchwork.plctlab.org/api/1.2/patches/72905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/","msgid":"<20230321142857.672520-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:57","name":"[3/3] bfd: aarch64: Optimize BTI stubs PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/mbox/"},{"id":73096,"url":"https://patchwork.plctlab.org/api/1.2/patches/73096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:11","name":"gas: expand_irp memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/mbox/"},{"id":73098,"url":"https://patchwork.plctlab.org/api/1.2/patches/73098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:56","name":"XCOFF: use bfd_coff_close_and_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/mbox/"},{"id":73100,"url":"https://patchwork.plctlab.org/api/1.2/patches/73100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:41:38","name":"PE fake section for C_SECTION syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/mbox/"},{"id":73101,"url":"https://patchwork.plctlab.org/api/1.2/patches/73101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:47:09","name":"PR17910 sym string offset check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/mbox/"},{"id":73102,"url":"https://patchwork.plctlab.org/api/1.2/patches/73102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:48:01","name":"Sanity check coff-sh and coff-mcore sym string offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/mbox/"},{"id":73105,"url":"https://patchwork.plctlab.org/api/1.2/patches/73105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T23:10:52","name":"Remove unnecessary memsets in sframe-dump.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/mbox/"},{"id":73115,"url":"https://patchwork.plctlab.org/api/1.2/patches/73115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-22T00:13:39","name":"coff_get_normalized_symtab bfd_release","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/mbox/"},{"id":73996,"url":"https://patchwork.plctlab.org/api/1.2/patches/73996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/","msgid":"<20230323105959.1449936-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-23T10:59:59","name":"MIPS: fix loongson3 llsc workaround","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/mbox/"},{"id":74094,"url":"https://patchwork.plctlab.org/api/1.2/patches/74094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-23T14:30:15","name":"Arm64/ELF: accept relocations against STN_UNDEF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/mbox/"},{"id":74480,"url":"https://patchwork.plctlab.org/api/1.2/patches/74480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:33:11","name":"Tidy dwarf1 cached section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/mbox/"},{"id":74481,"url":"https://patchwork.plctlab.org/api/1.2/patches/74481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:35:25","name":"Tidy string_ptr increment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/mbox/"},{"id":74544,"url":"https://patchwork.plctlab.org/api/1.2/patches/74544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:22","name":"[1/4] libctf: fix assertion failure with no system qsort_r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/mbox/"},{"id":74545,"url":"https://patchwork.plctlab.org/api/1.2/patches/74545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:23","name":"[2/4] libctf: work around an uninitialized variable warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/mbox/"},{"id":74547,"url":"https://patchwork.plctlab.org/api/1.2/patches/74547/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:24","name":"[3/4] libctf: fix a comment typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/mbox/"},{"id":74546,"url":"https://patchwork.plctlab.org/api/1.2/patches/74546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:25","name":"[4/4] libctf: get the offsets of fields of unnamed structs/unions right","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/mbox/"},{"id":74560,"url":"https://patchwork.plctlab.org/api/1.2/patches/74560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-03-24T14:02:55","name":"[Bug,gold/30187] ld.bfd and ld.gold versions in .comment section of ELF files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/mbox/"},{"id":74795,"url":"https://patchwork.plctlab.org/api/1.2/patches/74795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/","msgid":"<20230325004113.22673-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:11","name":"[1/3] RISC-V: Extract the ld code which are too complicated, and may be reused.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/mbox/"},{"id":74798,"url":"https://patchwork.plctlab.org/api/1.2/patches/74798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/","msgid":"<20230325004113.22673-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:12","name":"[2/3] RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/mbox/"},{"id":74796,"url":"https://patchwork.plctlab.org/api/1.2/patches/74796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/","msgid":"<20230325004113.22673-3-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:13","name":"[3/3] RISC-V: PR28789, Reject R_RISCV_PCREL relocations with ABS symbol in PIC/PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/mbox/"},{"id":75166,"url":"https://patchwork.plctlab.org/api/1.2/patches/75166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/","msgid":"<20230326231111.3207581-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-26T23:11:11","name":"[Review,is,neded] gprofng: 30089 [display text] Invalid number of threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":75242,"url":"https://patchwork.plctlab.org/api/1.2/patches/75242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:06","name":"[RFC,v2,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/mbox/"},{"id":75245,"url":"https://patchwork.plctlab.org/api/1.2/patches/75245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:07","name":"[RFC,v2,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/mbox/"},{"id":75347,"url":"https://patchwork.plctlab.org/api/1.2/patches/75347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:24:01","name":"XCOFF sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/mbox/"},{"id":75348,"url":"https://patchwork.plctlab.org/api/1.2/patches/75348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:25:40","name":"Duplicate DW_AT_call_file leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/mbox/"},{"id":75350,"url":"https://patchwork.plctlab.org/api/1.2/patches/75350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:27:40","name":"coffgrok access of u.auxent.x_sym.x_tagndx.p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/mbox/"},{"id":75351,"url":"https://patchwork.plctlab.org/api/1.2/patches/75351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:28:17","name":"Set proper union selector tag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/mbox/"},{"id":75353,"url":"https://patchwork.plctlab.org/api/1.2/patches/75353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:31:59","name":"Use stdint types in coff internal_auxent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/mbox/"},{"id":75354,"url":"https://patchwork.plctlab.org/api/1.2/patches/75354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:32:42","name":"Remove coff_pointerize_aux table_end param","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/mbox/"},{"id":75355,"url":"https://patchwork.plctlab.org/api/1.2/patches/75355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:33:28","name":"Tidy tc-ppc.c XCOFF auxent access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/mbox/"},{"id":75768,"url":"https://patchwork.plctlab.org/api/1.2/patches/75768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T02:09:20","name":"ubsan: elfnn-aarch64.c:4595:19: runtime error: load of value 190","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/mbox/"},{"id":75974,"url":"https://patchwork.plctlab.org/api/1.2/patches/75974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T10:37:26","name":"Avoid undefined behaviour in m68hc11 md_begin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/mbox/"},{"id":76299,"url":"https://patchwork.plctlab.org/api/1.2/patches/76299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/","msgid":"<20230328230249.274759-2-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:47","name":"[1/3] Add Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/mbox/"},{"id":76298,"url":"https://patchwork.plctlab.org/api/1.2/patches/76298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/","msgid":"<20230328230249.274759-3-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:48","name":"[2/3] Add rotation instructions to allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/mbox/"},{"id":76300,"url":"https://patchwork.plctlab.org/api/1.2/patches/76300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/","msgid":"<20230328230249.274759-4-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:49","name":"[3/3] Adding more instructions to Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/mbox/"},{"id":76303,"url":"https://patchwork.plctlab.org/api/1.2/patches/76303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T23:20:07","name":"ld testsuite CFLAGS_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/mbox/"},{"id":76347,"url":"https://patchwork.plctlab.org/api/1.2/patches/76347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-29T02:50:59","name":"Sanity check section size in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/mbox/"},{"id":76561,"url":"https://patchwork.plctlab.org/api/1.2/patches/76561/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/","msgid":"<2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de>","list_archive_url":null,"date":"2023-03-29T12:44:50","name":"RFC: Add ELF note for description with JSON data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/mbox/"},{"id":76636,"url":"https://patchwork.plctlab.org/api/1.2/patches/76636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/","msgid":"<87v8ijmxjh.fsf@redhat.com>","list_archive_url":null,"date":"2023-03-29T14:39:46","name":"RFC: Can static executables contain relocations against symbols ?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/mbox/"},{"id":76860,"url":"https://patchwork.plctlab.org/api/1.2/patches/76860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T00:08:03","name":"[COMMITTED] Fix typo in ld manual --enable-non-contiguous-regions example","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/mbox/"},{"id":76881,"url":"https://patchwork.plctlab.org/api/1.2/patches/76881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:48:57","name":"Tidy memory on addr2line failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/mbox/"},{"id":76882,"url":"https://patchwork.plctlab.org/api/1.2/patches/76882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:49:29","name":"Tidy leaked objcopy memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/mbox/"},{"id":76887,"url":"https://patchwork.plctlab.org/api/1.2/patches/76887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:50:10","name":"Fix memory leak in bfd_get_debug_link_info_1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/mbox/"},{"id":77007,"url":"https://patchwork.plctlab.org/api/1.2/patches/77007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/","msgid":"<20230330101245.3327499-1-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:12:45","name":"aarch64: Add sme-i16i64 and sme-f64f64 aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/mbox/"},{"id":77019,"url":"https://patchwork.plctlab.org/api/1.2/patches/77019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:17","name":"[01/43] aarch64: Fix PSEL opcode mask","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/mbox/"},{"id":77024,"url":"https://patchwork.plctlab.org/api/1.2/patches/77024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:18","name":"[02/43] aarch64: Restrict range of PRFM opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/mbox/"},{"id":77016,"url":"https://patchwork.plctlab.org/api/1.2/patches/77016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:19","name":"[03/43] aarch64: Fix SVE2 register/immediate distinction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/mbox/"},{"id":77017,"url":"https://patchwork.plctlab.org/api/1.2/patches/77017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:20","name":"[04/43] aarch64: Make SME instructions use F_STRICT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/mbox/"},{"id":77031,"url":"https://patchwork.plctlab.org/api/1.2/patches/77031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:21","name":"[05/43] aarch64: Use aarch64_operand_error more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/mbox/"},{"id":77021,"url":"https://patchwork.plctlab.org/api/1.2/patches/77021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-7-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:22","name":"[06/43] aarch64: Rename REG_TYPE_ZA* to REG_TYPE_ZAT*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/mbox/"},{"id":77018,"url":"https://patchwork.plctlab.org/api/1.2/patches/77018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:23","name":"[07/43] aarch64: Add REG_TYPE_ZATHV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/mbox/"},{"id":77020,"url":"https://patchwork.plctlab.org/api/1.2/patches/77020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-9-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:24","name":"[08/43] aarch64: Move vectype_to_qualifier further up","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/mbox/"},{"id":77022,"url":"https://patchwork.plctlab.org/api/1.2/patches/77022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-10-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:25","name":"[09/43] aarch64: Rework parse_typed_reg interface","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/mbox/"},{"id":77027,"url":"https://patchwork.plctlab.org/api/1.2/patches/77027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:26","name":"[10/43] aarch64: Reuse parse_typed_reg for ZA tiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/mbox/"},{"id":77037,"url":"https://patchwork.plctlab.org/api/1.2/patches/77037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:27","name":"[11/43] aarch64: Consolidate ZA tile range checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/mbox/"},{"id":77034,"url":"https://patchwork.plctlab.org/api/1.2/patches/77034/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-13-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:28","name":"[12/43] aarch64: Treat ZA as a register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/mbox/"},{"id":77029,"url":"https://patchwork.plctlab.org/api/1.2/patches/77029/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:29","name":"[13/43] aarch64: Rename za_tile_vector to za_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/mbox/"},{"id":77043,"url":"https://patchwork.plctlab.org/api/1.2/patches/77043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-15-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:30","name":"[14/43] aarch64: Make indexed_za use 64-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/mbox/"},{"id":77041,"url":"https://patchwork.plctlab.org/api/1.2/patches/77041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-16-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:31","name":"[15/43] aarch64: Pass aarch64_indexed_za to parsers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/mbox/"},{"id":77045,"url":"https://patchwork.plctlab.org/api/1.2/patches/77045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-17-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:32","name":"[16/43] aarch64: Move ZA range checks to aarch64-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/mbox/"},{"id":77048,"url":"https://patchwork.plctlab.org/api/1.2/patches/77048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-18-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:33","name":"[17/43] aarch64: Consolidate ZA slice parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/mbox/"},{"id":77046,"url":"https://patchwork.plctlab.org/api/1.2/patches/77046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-19-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:34","name":"[18/43] aarch64: Commonise index parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/mbox/"},{"id":77053,"url":"https://patchwork.plctlab.org/api/1.2/patches/77053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-20-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:35","name":"[19/43] aarch64: Move w12-w15 range check to libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/mbox/"},{"id":77032,"url":"https://patchwork.plctlab.org/api/1.2/patches/77032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-21-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:36","name":"[20/43] aarch64: Tweak error for missing immediate offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/mbox/"},{"id":77058,"url":"https://patchwork.plctlab.org/api/1.2/patches/77058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-22-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:37","name":"[21/43] aarch64: Tweak errors for base & offset registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/mbox/"},{"id":77056,"url":"https://patchwork.plctlab.org/api/1.2/patches/77056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:38","name":"[22/43] aarch64: Tweak parsing of integer & FP registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/mbox/"},{"id":77052,"url":"https://patchwork.plctlab.org/api/1.2/patches/77052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:39","name":"[23/43] aarch64: Improve errors for malformed register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/mbox/"},{"id":77064,"url":"https://patchwork.plctlab.org/api/1.2/patches/77064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:40","name":"[24/43] aarch64: Try to avoid inappropriate default errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/mbox/"},{"id":77070,"url":"https://patchwork.plctlab.org/api/1.2/patches/77070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:41","name":"[25/43] aarch64: Rework reporting of failed register checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/mbox/"},{"id":77050,"url":"https://patchwork.plctlab.org/api/1.2/patches/77050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-27-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:42","name":"[26/43] aarch64: Update operand_mismatch_kind_names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/mbox/"},{"id":77054,"url":"https://patchwork.plctlab.org/api/1.2/patches/77054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-28-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:43","name":"[27/43] aarch64: Deprioritise AARCH64_OPDE_REG_LIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/mbox/"},{"id":77042,"url":"https://patchwork.plctlab.org/api/1.2/patches/77042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-29-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:44","name":"[28/43] aarch64: Add an error code for out-of-range registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/mbox/"},{"id":77060,"url":"https://patchwork.plctlab.org/api/1.2/patches/77060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-30-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:45","name":"[29/43] aarch64: Commonise checks for index operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/mbox/"},{"id":77066,"url":"https://patchwork.plctlab.org/api/1.2/patches/77066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-31-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:46","name":"[30/43] aarch64: Add an operand class for SVE register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/mbox/"},{"id":77067,"url":"https://patchwork.plctlab.org/api/1.2/patches/77067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-32-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:47","name":"[31/43] aarch64: Make AARCH64_OPDE_REG_LIST take a bitfield","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/mbox/"},{"id":77047,"url":"https://patchwork.plctlab.org/api/1.2/patches/77047/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-33-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:48","name":"[32/43] aarch64: Tweak register list errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/mbox/"},{"id":77072,"url":"https://patchwork.plctlab.org/api/1.2/patches/77072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-34-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:49","name":"[33/43] aarch64: Try to report invalid variants against the closest match","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/mbox/"},{"id":77051,"url":"https://patchwork.plctlab.org/api/1.2/patches/77051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-35-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:50","name":"[34/43] aarch64: Tweak priorities of parsing-related errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/mbox/"},{"id":77079,"url":"https://patchwork.plctlab.org/api/1.2/patches/77079/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-36-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:51","name":"[35/43] aarch64: Rename aarch64-tbl.h OP_SME_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/mbox/"},{"id":77055,"url":"https://patchwork.plctlab.org/api/1.2/patches/77055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-37-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:52","name":"[36/43] aarch64: Reorder some OP_SVE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/mbox/"},{"id":77082,"url":"https://patchwork.plctlab.org/api/1.2/patches/77082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-38-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:53","name":"[37/43] aarch64: Add a aarch64_cpu_supports_inst_p helper","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/mbox/"},{"id":77068,"url":"https://patchwork.plctlab.org/api/1.2/patches/77068/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-39-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:54","name":"[38/43] aarch64: Rename some of GAS'\''s REG_TYPE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/mbox/"},{"id":77073,"url":"https://patchwork.plctlab.org/api/1.2/patches/77073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-40-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:55","name":"[39/43] aarch64: Regularise FLD_* suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/mbox/"},{"id":77084,"url":"https://patchwork.plctlab.org/api/1.2/patches/77084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-41-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:56","name":"[40/43] aarch64: Resync field names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/mbox/"},{"id":77077,"url":"https://patchwork.plctlab.org/api/1.2/patches/77077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-42-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:57","name":"[41/43] aarch64: Sort fields alphanumerically","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/mbox/"},{"id":77063,"url":"https://patchwork.plctlab.org/api/1.2/patches/77063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-43-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:58","name":"[42/43] aarch64: Add support for strided register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/mbox/"},{"id":77078,"url":"https://patchwork.plctlab.org/api/1.2/patches/77078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-44-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:59","name":"[43/43] aarch64: Prefer register ranges & support wrapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/mbox/"},{"id":77086,"url":"https://patchwork.plctlab.org/api/1.2/patches/77086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:16","name":"[01/31] aarch64: Add +sme2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/mbox/"},{"id":77090,"url":"https://patchwork.plctlab.org/api/1.2/patches/77090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:17","name":"[02/31] aarch64: Add a _10 suffix to FLD_imm3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/mbox/"},{"id":77076,"url":"https://patchwork.plctlab.org/api/1.2/patches/77076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:18","name":"[03/31] aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/mbox/"},{"id":77083,"url":"https://patchwork.plctlab.org/api/1.2/patches/77083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:19","name":"[04/31] aarch64: Add support for vgx2 and vgx4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/mbox/"},{"id":77081,"url":"https://patchwork.plctlab.org/api/1.2/patches/77081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:20","name":"[05/31] aarch64; Add support for vector offset ranges","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/mbox/"},{"id":77085,"url":"https://patchwork.plctlab.org/api/1.2/patches/77085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:22","name":"[07/31] aarch64: Add the SME2 MOVA instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/mbox/"},{"id":77071,"url":"https://patchwork.plctlab.org/api/1.2/patches/77071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:25","name":"[10/31] aarch64: Add the SME2 ZT0 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/mbox/"},{"id":77080,"url":"https://patchwork.plctlab.org/api/1.2/patches/77080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:26","name":"[11/31] aarch64: Add the SME2 ADD and SUB instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/mbox/"},{"id":77087,"url":"https://patchwork.plctlab.org/api/1.2/patches/77087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:28","name":"[13/31] aarch64: Add the SME2 FMLA and FMLS instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/mbox/"},{"id":77093,"url":"https://patchwork.plctlab.org/api/1.2/patches/77093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:37","name":"[22/31] aarch64: Add the SME2 saturating conversion instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/mbox/"},{"id":77091,"url":"https://patchwork.plctlab.org/api/1.2/patches/77091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:38","name":"[23/31] aarch64: Add the SME2 shift instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/mbox/"},{"id":77095,"url":"https://patchwork.plctlab.org/api/1.2/patches/77095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:39","name":"[24/31] aarch64: Add the SME2 UNPK instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/mbox/"},{"id":77092,"url":"https://patchwork.plctlab.org/api/1.2/patches/77092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:40","name":"[25/31] aarch64: Add the SME2 UZP and ZIP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/mbox/"},{"id":77097,"url":"https://patchwork.plctlab.org/api/1.2/patches/77097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:27","name":"[RFC,v3,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/mbox/"},{"id":77098,"url":"https://patchwork.plctlab.org/api/1.2/patches/77098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:28","name":"[RFC,v3,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/mbox/"},{"id":77244,"url":"https://patchwork.plctlab.org/api/1.2/patches/77244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T16:02:22","name":"aarch64: Remove stray reglist variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/mbox/"},{"id":77311,"url":"https://patchwork.plctlab.org/api/1.2/patches/77311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/","msgid":"<20230330164214.735462-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-30T16:42:14","name":"lto: Don'\''t add indirect symbols for versioned aliases in IR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/mbox/"},{"id":77350,"url":"https://patchwork.plctlab.org/api/1.2/patches/77350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:37","name":"[RFC,v4,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/mbox/"},{"id":77351,"url":"https://patchwork.plctlab.org/api/1.2/patches/77351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:38","name":"[RFC,v4,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/mbox/"},{"id":77708,"url":"https://patchwork.plctlab.org/api/1.2/patches/77708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:04:54","name":"[1/3] x86: parse_real_register() does not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/mbox/"},{"id":77709,"url":"https://patchwork.plctlab.org/api/1.2/patches/77709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:05:53","name":"[2/3] x86: parse_register() must not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/mbox/"},{"id":77710,"url":"https://patchwork.plctlab.org/api/1.2/patches/77710/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:07:04","name":"[3/3] gas: document that get_symbol_name() can clobber the input buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/mbox/"},{"id":77794,"url":"https://patchwork.plctlab.org/api/1.2/patches/77794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T14:19:21","name":"bfd+ld: when / whether to generate .c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/mbox/"},{"id":20,"url":"https://patchwork.plctlab.org/api/1.2/bundles/20/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-04","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":78307,"url":"https://patchwork.plctlab.org/api/1.2/patches/78307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:22:30","name":"Memory leak in process_abbrev_set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/mbox/"},{"id":78308,"url":"https://patchwork.plctlab.org/api/1.2/patches/78308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:03","name":"rddbg.c stabs FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/mbox/"},{"id":78309,"url":"https://patchwork.plctlab.org/api/1.2/patches/78309/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:33","name":"ubsan: aarch64 parse_vector_reg_list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/mbox/"},{"id":78310,"url":"https://patchwork.plctlab.org/api/1.2/patches/78310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:24:11","name":"asan: heap buffer overflow printing ecoff debug info file name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/mbox/"},{"id":78375,"url":"https://patchwork.plctlab.org/api/1.2/patches/78375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/","msgid":"<20230403071118.2097883-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-03T07:11:18","name":"Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/mbox/"},{"id":78496,"url":"https://patchwork.plctlab.org/api/1.2/patches/78496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/","msgid":"<20230403110635.23391-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-03T11:06:35","name":"[v2] MIPS: the default output fellows triple and with-arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/mbox/"},{"id":78553,"url":"https://patchwork.plctlab.org/api/1.2/patches/78553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-03T13:44:04","name":"asan: csky floatformat_to_double uninitialised value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/mbox/"},{"id":78838,"url":"https://patchwork.plctlab.org/api/1.2/patches/78838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-04T03:49:07","name":"Use bfd_alloc memory for read_debugging_info storage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/mbox/"},{"id":78868,"url":"https://patchwork.plctlab.org/api/1.2/patches/78868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/","msgid":"<9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:15","name":"[1/8] x86: move fetch error handling into a helper function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/mbox/"},{"id":78869,"url":"https://patchwork.plctlab.org/api/1.2/patches/78869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/","msgid":"<39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:37","name":"[2/8] x86: change fetch error handling in top-level function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/mbox/"},{"id":78870,"url":"https://patchwork.plctlab.org/api/1.2/patches/78870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/","msgid":"<838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:59:17","name":"[3/8] x86: change fetch error handling in ckprefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/mbox/"},{"id":78871,"url":"https://patchwork.plctlab.org/api/1.2/patches/78871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T06:59:49","name":"[4/8] x86: change fetch error handling in get_valid_dis386()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/mbox/"},{"id":78872,"url":"https://patchwork.plctlab.org/api/1.2/patches/78872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/","msgid":"<3231104b-ffc0-e471-79be-f18e14c3264e@suse.com>","list_archive_url":null,"date":"2023-04-04T07:00:24","name":"[5/8] x86: change fetch error handling when processing operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/mbox/"},{"id":78873,"url":"https://patchwork.plctlab.org/api/1.2/patches/78873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T07:00:46","name":"[6/8] x86: change fetch error handling for get()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/mbox/"},{"id":78874,"url":"https://patchwork.plctlab.org/api/1.2/patches/78874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/","msgid":"<9375ae85-ac76-2081-547d-55803c97aadf@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:04","name":"[7/8] x86: drop use of setjmp() from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/mbox/"},{"id":78875,"url":"https://patchwork.plctlab.org/api/1.2/patches/78875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/","msgid":"<4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:31","name":"[8/8] x86: drop (explicit) BFD64 dependency from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/mbox/"},{"id":79194,"url":"https://patchwork.plctlab.org/api/1.2/patches/79194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-04-04T15:07:13","name":"bfd: add version check to makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":79999,"url":"https://patchwork.plctlab.org/api/1.2/patches/79999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:09","name":"objcopy write_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/mbox/"},{"id":80000,"url":"https://patchwork.plctlab.org/api/1.2/patches/80000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:37","name":"gas/write.c use better types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/mbox/"},{"id":80002,"url":"https://patchwork.plctlab.org/api/1.2/patches/80002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:24","name":"objdump -g on gcc COFF/PE files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/mbox/"},{"id":80003,"url":"https://patchwork.plctlab.org/api/1.2/patches/80003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:48","name":"objdump print_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/mbox/"},{"id":80108,"url":"https://patchwork.plctlab.org/api/1.2/patches/80108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/","msgid":"<20230406071732.2092853-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-06T07:17:32","name":"[v2] Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/mbox/"},{"id":80642,"url":"https://patchwork.plctlab.org/api/1.2/patches/80642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/","msgid":"<20230407032809.3763561-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-07T03:28:09","name":"x86: Add inval tests for AMX instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/mbox/"},{"id":80675,"url":"https://patchwork.plctlab.org/api/1.2/patches/80675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/","msgid":"<20230407073501.66953-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-04-07T07:35:01","name":"Add unclosed macros.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/mbox/"},{"id":81057,"url":"https://patchwork.plctlab.org/api/1.2/patches/81057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:24","name":"[1/3] libctf, tests: do not assume host and target have identical field offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/mbox/"},{"id":81059,"url":"https://patchwork.plctlab.org/api/1.2/patches/81059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:25","name":"[2/3] libctf: propagate errors from parents correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/mbox/"},{"id":81058,"url":"https://patchwork.plctlab.org/api/1.2/patches/81058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:26","name":"[3/3] libctf, link: fix CU-mapped links with CTF_LINK_EMPTY_CU_MAPPINGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/mbox/"},{"id":81328,"url":"https://patchwork.plctlab.org/api/1.2/patches/81328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/","msgid":"<745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org>","list_archive_url":null,"date":"2023-04-09T22:55:13","name":"bfd: optimize bfd_elf_hash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/mbox/"},{"id":81368,"url":"https://patchwork.plctlab.org/api/1.2/patches/81368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/","msgid":"<20230410065101.822124-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-10T06:51:01","name":"[v3] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/mbox/"},{"id":82223,"url":"https://patchwork.plctlab.org/api/1.2/patches/82223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:09","name":"Comment typo fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/mbox/"},{"id":82224,"url":"https://patchwork.plctlab.org/api/1.2/patches/82224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:44","name":"pe_ILF_object_p and bfd_check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/mbox/"},{"id":82225,"url":"https://patchwork.plctlab.org/api/1.2/patches/82225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:33:14","name":"Fail of x86_64 AMX-COMPLEX insns (Intel disassembly)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/mbox/"},{"id":82226,"url":"https://patchwork.plctlab.org/api/1.2/patches/82226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:34:08","name":"ubsan: dwarf2.c:2232:7: runtime error: index 16 out of bounds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/mbox/"},{"id":82246,"url":"https://patchwork.plctlab.org/api/1.2/patches/82246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T05:11:42","name":"PR30326, uninitialised value in objdump compare_relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/mbox/"},{"id":82545,"url":"https://patchwork.plctlab.org/api/1.2/patches/82545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/","msgid":"<20230412154444.1741657-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-12T15:44:44","name":"[committed] arc: remove faulty instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/mbox/"},{"id":82801,"url":"https://patchwork.plctlab.org/api/1.2/patches/82801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-13T05:40:30","name":"Preserve a few more bfd fields in check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/mbox/"},{"id":82831,"url":"https://patchwork.plctlab.org/api/1.2/patches/82831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/","msgid":"<20230413070544.1961068-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:05:44","name":"[committed] arc: Update GAS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/mbox/"},{"id":82839,"url":"https://patchwork.plctlab.org/api/1.2/patches/82839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/","msgid":"<20230413073144.1973667-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:31:44","name":"[committed] arc: Update ARC'\''s CFI tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/mbox/"},{"id":82843,"url":"https://patchwork.plctlab.org/api/1.2/patches/82843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/","msgid":"<20230413074914.354662-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-04-13T07:49:14","name":"ld: build libdep plugin only when shared library support is enabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/mbox/"},{"id":82854,"url":"https://patchwork.plctlab.org/api/1.2/patches/82854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/","msgid":"<20230413082502.2009382-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T08:25:02","name":"[committed] arc: Update ARC specific linker tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/mbox/"},{"id":82982,"url":"https://patchwork.plctlab.org/api/1.2/patches/82982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/","msgid":"<20230413133654.71247-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-04-13T13:36:54","name":"[RFC,v5] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/mbox/"},{"id":83244,"url":"https://patchwork.plctlab.org/api/1.2/patches/83244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/","msgid":"<20230414061935.1252692-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-14T06:19:35","name":"Symbols with GOT relocatios do not fix adjustbale","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/mbox/"},{"id":83259,"url":"https://patchwork.plctlab.org/api/1.2/patches/83259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/","msgid":"<20230414072046.1639896-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-14T07:20:46","name":"[v3] MIPS: the default output fellows triple","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/mbox/"},{"id":83780,"url":"https://patchwork.plctlab.org/api/1.2/patches/83780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416005921.3061576-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T00:59:21","name":"[Review,is,neded] gprofng: Update documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":83922,"url":"https://patchwork.plctlab.org/api/1.2/patches/83922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/","msgid":"","list_archive_url":null,"date":"2023-04-16T19:47:11","name":"[gas,documentation] Describe handling of opcodes for relaxation a bit better","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/mbox/"},{"id":83932,"url":"https://patchwork.plctlab.org/api/1.2/patches/83932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416210122.3363899-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T21:01:22","name":"[Review,is,neded] gprofng: 30360 Seg. Fault when application uses std::thread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":84106,"url":"https://patchwork.plctlab.org/api/1.2/patches/84106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/","msgid":"<20230417095443.73581-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-17T09:54:43","name":"RISC-V: Optimize relaxation of gp with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/mbox/"},{"id":84192,"url":"https://patchwork.plctlab.org/api/1.2/patches/84192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/","msgid":"<20230417121633.68761-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-04-17T12:16:33","name":"RISC-V: Cache the latest mapping symbol and its boundary.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/mbox/"},{"id":84514,"url":"https://patchwork.plctlab.org/api/1.2/patches/84514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:05","name":"objdump buffer overflow in fetch_indexed_string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/mbox/"},{"id":84515,"url":"https://patchwork.plctlab.org/api/1.2/patches/84515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:51","name":"objdump use of uninitialised value in pr_string_field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/mbox/"},{"id":84879,"url":"https://patchwork.plctlab.org/api/1.2/patches/84879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:18","name":"[v4,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/mbox/"},{"id":84880,"url":"https://patchwork.plctlab.org/api/1.2/patches/84880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:19","name":"[v4,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/mbox/"},{"id":84915,"url":"https://patchwork.plctlab.org/api/1.2/patches/84915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-18T15:12:12","name":"section-select: Fix performance problem (PR30367)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/mbox/"},{"id":85574,"url":"https://patchwork.plctlab.org/api/1.2/patches/85574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:20","name":"[COMMITTED,1/6] gas: sframe: use ATTRIBUTE_UNUSED consistently","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/mbox/"},{"id":85578,"url":"https://patchwork.plctlab.org/api/1.2/patches/85578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:21","name":"[COMMITTED,2/6] gas: sframe: fix comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/mbox/"},{"id":85575,"url":"https://patchwork.plctlab.org/api/1.2/patches/85575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:22","name":"[COMMITTED,3/6] libsframe: use return type of bool for predicate functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/mbox/"},{"id":85577,"url":"https://patchwork.plctlab.org/api/1.2/patches/85577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:23","name":"[COMMITTED,4/6] sframe: correct some typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/mbox/"},{"id":85576,"url":"https://patchwork.plctlab.org/api/1.2/patches/85576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:24","name":"[COMMITTED,5/6] libsframe: use consistent function argument names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/mbox/"},{"id":85579,"url":"https://patchwork.plctlab.org/api/1.2/patches/85579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:25","name":"[COMMITTED,6/6] libsframe: minor formatting fixes in sframe_encoder_write_fre","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/mbox/"},{"id":85638,"url":"https://patchwork.plctlab.org/api/1.2/patches/85638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:05:15","name":"buffer overflow in print_symname","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/mbox/"},{"id":85639,"url":"https://patchwork.plctlab.org/api/1.2/patches/85639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:07:34","name":"Yet another out-of-memory fuzzed object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/mbox/"},{"id":85640,"url":"https://patchwork.plctlab.org/api/1.2/patches/85640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:08:12","name":"ubsan: signed integer overflow in display_debug_lines_raw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/mbox/"},{"id":85641,"url":"https://patchwork.plctlab.org/api/1.2/patches/85641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:10:02","name":"PR30343 infrastructure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/mbox/"},{"id":85642,"url":"https://patchwork.plctlab.org/api/1.2/patches/85642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:11:16","name":"sh4-linux segfaults running ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/mbox/"},{"id":85912,"url":"https://patchwork.plctlab.org/api/1.2/patches/85912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:01","name":"[v5,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/mbox/"},{"id":85913,"url":"https://patchwork.plctlab.org/api/1.2/patches/85913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:02","name":"[v5,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/mbox/"},{"id":86103,"url":"https://patchwork.plctlab.org/api/1.2/patches/86103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:38:55","name":"Delete struct artdata archive_head","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/mbox/"},{"id":86104,"url":"https://patchwork.plctlab.org/api/1.2/patches/86104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:49:25","name":"Keeping track of rs6000-coff archive element pointers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/mbox/"},{"id":86139,"url":"https://patchwork.plctlab.org/api/1.2/patches/86139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/","msgid":"<72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com>","list_archive_url":null,"date":"2023-04-21T05:53:28","name":"ld: add missing period after @xref","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/mbox/"},{"id":86171,"url":"https://patchwork.plctlab.org/api/1.2/patches/86171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/","msgid":"<20230421082839.41542-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:38","name":"[1/2] RISC-V: Relax R_RISCV_[PCREL_]LO12_I/S to R_RISCV_GPREL_I/S for undefined weak.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/mbox/"},{"id":86170,"url":"https://patchwork.plctlab.org/api/1.2/patches/86170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/","msgid":"<20230421082839.41542-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:39","name":"[2/2] RISC-V: Enable x0 base relaxation for relax_pc even if --no-relax-gp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/mbox/"},{"id":86203,"url":"https://patchwork.plctlab.org/api/1.2/patches/86203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/","msgid":"<20230421094346.3017667-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-21T09:43:46","name":"LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/mbox/"},{"id":86214,"url":"https://patchwork.plctlab.org/api/1.2/patches/86214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-21T10:05:16","name":"bfd: fix STRICT_PE_FORMAT build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/mbox/"},{"id":86221,"url":"https://patchwork.plctlab.org/api/1.2/patches/86221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/","msgid":"<0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:23","name":"[1/2] x86: rework AMX multiplication insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/mbox/"},{"id":86222,"url":"https://patchwork.plctlab.org/api/1.2/patches/86222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/","msgid":"<657c81bd-2182-c663-04a4-c5e6962531ea@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:59","name":"[2/2] x86: rework AMX control insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/mbox/"},{"id":86240,"url":"https://patchwork.plctlab.org/api/1.2/patches/86240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/","msgid":"<335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com>","list_archive_url":null,"date":"2023-04-21T10:26:15","name":"gas: move shift count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/mbox/"},{"id":86274,"url":"https://patchwork.plctlab.org/api/1.2/patches/86274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/","msgid":"<4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com>","list_archive_url":null,"date":"2023-04-21T12:17:54","name":"gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/mbox/"},{"id":86301,"url":"https://patchwork.plctlab.org/api/1.2/patches/86301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/","msgid":"<20230421130802.2964785-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-04-21T13:08:02","name":"Fix -Wmaybe-uninitialized warning in opcodes/i386-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/mbox/"},{"id":86651,"url":"https://patchwork.plctlab.org/api/1.2/patches/86651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/","msgid":"<20230423015546.2664272-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-23T01:55:46","name":"[v1] LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/mbox/"},{"id":86786,"url":"https://patchwork.plctlab.org/api/1.2/patches/86786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/","msgid":"<20230423173021.582102-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-04-23T17:30:21","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/mbox/"},{"id":86885,"url":"https://patchwork.plctlab.org/api/1.2/patches/86885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:34:27","name":"[1/3] x86: work around compiler diagnosing dangling pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/mbox/"},{"id":86886,"url":"https://patchwork.plctlab.org/api/1.2/patches/86886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:05","name":"[2/3] x86: limit data passed to prefix_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/mbox/"},{"id":86887,"url":"https://patchwork.plctlab.org/api/1.2/patches/86887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:28","name":"[3/3] x86: limit data passed to i386_dis_printf()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/mbox/"},{"id":86999,"url":"https://patchwork.plctlab.org/api/1.2/patches/86999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:31:52","name":"objcopy of archives tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/mbox/"},{"id":87000,"url":"https://patchwork.plctlab.org/api/1.2/patches/87000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:32:50","name":"asan: segfault in coff_mangle_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/mbox/"},{"id":87259,"url":"https://patchwork.plctlab.org/api/1.2/patches/87259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/","msgid":"<20230425065626.3587754-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-25T06:56:26","name":"MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/mbox/"},{"id":87491,"url":"https://patchwork.plctlab.org/api/1.2/patches/87491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-25T16:48:11","name":"optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/mbox/"},{"id":87591,"url":"https://patchwork.plctlab.org/api/1.2/patches/87591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:33:38","name":"Avoid another -Werror=dangling-pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/mbox/"},{"id":87592,"url":"https://patchwork.plctlab.org/api/1.2/patches/87592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:35:10","name":"binutils runtest $CC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/mbox/"},{"id":87598,"url":"https://patchwork.plctlab.org/api/1.2/patches/87598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T04:39:46","name":"i386-dis.c UB shift and other tidies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/mbox/"},{"id":87791,"url":"https://patchwork.plctlab.org/api/1.2/patches/87791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:39","name":"[v2,1/2] MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/mbox/"},{"id":87792,"url":"https://patchwork.plctlab.org/api/1.2/patches/87792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:40","name":"[v2,2/2] MIPS: sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/mbox/"},{"id":87865,"url":"https://patchwork.plctlab.org/api/1.2/patches/87865/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/","msgid":"<5aebce50-8b8a-26ee-b452-d9164668c145@suse.com>","list_archive_url":null,"date":"2023-04-26T13:15:38","name":"x86/Intel: reduce ELF/PE conditional scope in x86_cons()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/mbox/"},{"id":87876,"url":"https://patchwork.plctlab.org/api/1.2/patches/87876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-26T14:16:55","name":"Fix PR30358, performance with --sort-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/mbox/"},{"id":87921,"url":"https://patchwork.plctlab.org/api/1.2/patches/87921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:21","name":"[COMMITTED,1/3] gas: support for the BPF pseudo-c assembly syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/mbox/"},{"id":87924,"url":"https://patchwork.plctlab.org/api/1.2/patches/87924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:22","name":"[COMMITTED,2/3] gas: BPF pseudo-c syntax tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/mbox/"},{"id":87922,"url":"https://patchwork.plctlab.org/api/1.2/patches/87922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:23","name":"[COMMITTED,3/3] gas: documentation for the BPF pseudo-c asm syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/mbox/"},{"id":87976,"url":"https://patchwork.plctlab.org/api/1.2/patches/87976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/","msgid":"<9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com>","list_archive_url":null,"date":"2023-04-26T20:28:40","name":"[committed] RISC-V: XVentanaCondops support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/mbox/"},{"id":88220,"url":"https://patchwork.plctlab.org/api/1.2/patches/88220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/","msgid":"<87354lr0sz.fsf@redhat.com>","list_archive_url":null,"date":"2023-04-27T12:01:48","name":"Commit: ld: Add ability to print hex values in the linker map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/mbox/"},{"id":88258,"url":"https://patchwork.plctlab.org/api/1.2/patches/88258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/","msgid":"<20230427125607.362035-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-04-27T12:56:07","name":"gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/mbox/"},{"id":88359,"url":"https://patchwork.plctlab.org/api/1.2/patches/88359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T18:24:48","name":"make coff_compute_checksum faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/mbox/"},{"id":88408,"url":"https://patchwork.plctlab.org/api/1.2/patches/88408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T23:35:20","name":"make ar faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/mbox/"},{"id":88459,"url":"https://patchwork.plctlab.org/api/1.2/patches/88459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:14:51","name":"Make bfd_byte an int8_t, flagword a uint32_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/mbox/"},{"id":88460,"url":"https://patchwork.plctlab.org/api/1.2/patches/88460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:15:20","name":"Remove deprecated bfd_read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/mbox/"},{"id":88639,"url":"https://patchwork.plctlab.org/api/1.2/patches/88639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-28T12:57:30","name":"RISC-V: tighten post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/mbox/"},{"id":88872,"url":"https://patchwork.plctlab.org/api/1.2/patches/88872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-29T11:19:26","name":"add section caches to coff_data_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/mbox/"},{"id":88907,"url":"https://patchwork.plctlab.org/api/1.2/patches/88907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/","msgid":"<541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de>","list_archive_url":null,"date":"2023-04-30T10:16:23","name":"[gas,documentation] Some additional testsuite info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/mbox/"},{"id":22,"url":"https://patchwork.plctlab.org/api/1.2/bundles/22/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-05","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":89293,"url":"https://patchwork.plctlab.org/api/1.2/patches/89293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/","msgid":"<3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com>","list_archive_url":null,"date":"2023-05-02T09:04:28","name":"[v2] gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/mbox/"},{"id":89429,"url":"https://patchwork.plctlab.org/api/1.2/patches/89429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/","msgid":"<3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com>","list_archive_url":null,"date":"2023-05-02T17:19:14","name":"[RFC] Linker plugin - extend API for offloading corner case (aka: LDPT_REGISTER_CLAIM_FILE_HOOK_V2 linker plugin hook [GCC PR109128])","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/mbox/"},{"id":89523,"url":"https://patchwork.plctlab.org/api/1.2/patches/89523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T00:00:08","name":"_bfd_mips_elf_lo16_reloc vallo comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/mbox/"},{"id":89569,"url":"https://patchwork.plctlab.org/api/1.2/patches/89569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:11","name":"Change signature of bfd crc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/mbox/"},{"id":89570,"url":"https://patchwork.plctlab.org/api/1.2/patches/89570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:42","name":"libbfc.c: Use stdint types for unsigned char and unsigned long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/mbox/"},{"id":89571,"url":"https://patchwork.plctlab.org/api/1.2/patches/89571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:09","name":"hash.c: replace some unsigned long with unsigned int","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/mbox/"},{"id":89572,"url":"https://patchwork.plctlab.org/api/1.2/patches/89572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:48","name":"Move bfd_elf_bfd_from_remote_memory to opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/mbox/"},{"id":89573,"url":"https://patchwork.plctlab.org/api/1.2/patches/89573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:03:18","name":"Move bfd_alloc, bfd_zalloc and bfd_release to libbfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/mbox/"},{"id":89574,"url":"https://patchwork.plctlab.org/api/1.2/patches/89574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:04:49","name":"Generated docs and include files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/mbox/"},{"id":89577,"url":"https://patchwork.plctlab.org/api/1.2/patches/89577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:34:48","name":"Remove unused args from bfd_make_debug_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/mbox/"},{"id":89732,"url":"https://patchwork.plctlab.org/api/1.2/patches/89732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/","msgid":"<20230503120210.564966-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-05-03T12:02:10","name":"[v2] gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/mbox/"},{"id":89794,"url":"https://patchwork.plctlab.org/api/1.2/patches/89794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/","msgid":"<20230503171124.6710-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-05-03T17:11:24","name":"ld: pru: Place exception-handling sections correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/mbox/"},{"id":89976,"url":"https://patchwork.plctlab.org/api/1.2/patches/89976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/","msgid":"<20230504081452.50748-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T08:14:52","name":"RISC-V: Minor improvements for dis-assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/mbox/"},{"id":90003,"url":"https://patchwork.plctlab.org/api/1.2/patches/90003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/","msgid":"<20230504090850.91004-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T09:08:50","name":"[PR,ld/22263,PR,ld/25694] RISC-V: Avoid dynamic TLS relocs in PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/mbox/"},{"id":90380,"url":"https://patchwork.plctlab.org/api/1.2/patches/90380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/","msgid":"<20230505092316.1046472-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-05T09:23:16","name":"[v5] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":90383,"url":"https://patchwork.plctlab.org/api/1.2/patches/90383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/","msgid":"<20230505092716.885338-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-05T09:27:16","name":"gas: documents .gnu_attribute Tag_GNU_MIPS_ABI_MSA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/mbox/"},{"id":90408,"url":"https://patchwork.plctlab.org/api/1.2/patches/90408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T11:10:21","name":"x86: slightly simplify i386_parse_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/mbox/"},{"id":90410,"url":"https://patchwork.plctlab.org/api/1.2/patches/90410/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/","msgid":"<52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com>","list_archive_url":null,"date":"2023-05-05T11:12:44","name":"[1/2] x86: move get() disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/mbox/"},{"id":90411,"url":"https://patchwork.plctlab.org/api/1.2/patches/90411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/","msgid":"<666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com>","list_archive_url":null,"date":"2023-05-05T11:13:10","name":"[2/2] x86: move a few more disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/mbox/"},{"id":90430,"url":"https://patchwork.plctlab.org/api/1.2/patches/90430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/","msgid":"<4735d366-fe31-0092-2edc-d166184b8567@suse.com>","list_archive_url":null,"date":"2023-05-05T12:51:05","name":"[1/2] x86: don'\''t recognize quoted symbol names as registers or operators","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/mbox/"},{"id":90431,"url":"https://patchwork.plctlab.org/api/1.2/patches/90431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/","msgid":"<9d0f914a-5668-a09b-5993-16a2270cf059@suse.com>","list_archive_url":null,"date":"2023-05-05T12:52:02","name":"[2/2] x86/Intel: address quoted-symbol related FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/mbox/"},{"id":90432,"url":"https://patchwork.plctlab.org/api/1.2/patches/90432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/","msgid":"<168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:10","name":"[1/4] x86: tighten extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/mbox/"},{"id":90434,"url":"https://patchwork.plctlab.org/api/1.2/patches/90434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/","msgid":"<905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:57","name":"[2/4] gas: maintain O_constant signedness in more cases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/mbox/"},{"id":90435,"url":"https://patchwork.plctlab.org/api/1.2/patches/90435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T13:03:57","name":"[3/4] gas: invoke md_optimize_expr() also for unary expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/mbox/"},{"id":90436,"url":"https://patchwork.plctlab.org/api/1.2/patches/90436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/","msgid":"<4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com>","list_archive_url":null,"date":"2023-05-05T13:04:37","name":"[4/4] x86: further adjust extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/mbox/"},{"id":90707,"url":"https://patchwork.plctlab.org/api/1.2/patches/90707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/","msgid":"<20230506083718.3669965-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-06T08:37:18","name":"MIPS: gas: alter 64 or 32 for r6 triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/mbox/"},{"id":90756,"url":"https://patchwork.plctlab.org/api/1.2/patches/90756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-06T13:11:56","name":"Fix a typo in the README of binutils","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":90933,"url":"https://patchwork.plctlab.org/api/1.2/patches/90933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:34:37","name":"PR30343, LTO ignores linker reference to _pei386_runtime_relocator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/mbox/"},{"id":90934,"url":"https://patchwork.plctlab.org/api/1.2/patches/90934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:35:13","name":"pe.em and pep.em make_import_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/mbox/"},{"id":91322,"url":"https://patchwork.plctlab.org/api/1.2/patches/91322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/","msgid":"<20230509003247.24156-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:46","name":"[1/2] pdb: Allow loading by gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/mbox/"},{"id":91323,"url":"https://patchwork.plctlab.org/api/1.2/patches/91323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/","msgid":"<20230509003247.24156-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:47","name":"[2/2] gdb: Allow reading of enum definitions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/mbox/"},{"id":91360,"url":"https://patchwork.plctlab.org/api/1.2/patches/91360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T03:56:43","name":"alpha-vms reloc sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/mbox/"},{"id":91405,"url":"https://patchwork.plctlab.org/api/1.2/patches/91405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T07:48:58","name":"stack overflow in debug_write_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/mbox/"},{"id":92148,"url":"https://patchwork.plctlab.org/api/1.2/patches/92148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-05-10T14:04:27","name":"PR30437 aarch64: make RELA relocs idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/mbox/"},{"id":92153,"url":"https://patchwork.plctlab.org/api/1.2/patches/92153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-2-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:27","name":"[v6,1/3] BFD changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92154,"url":"https://patchwork.plctlab.org/api/1.2/patches/92154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-3-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:28","name":"[v6,2/3] Opcodes changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92152,"url":"https://patchwork.plctlab.org/api/1.2/patches/92152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-4-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:29","name":"[v6,3/3] Readelf for nanoMIPS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92359,"url":"https://patchwork.plctlab.org/api/1.2/patches/92359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/","msgid":"<243D0799-E3D0-4938-A438-DD8725593F67@free.fr>","list_archive_url":null,"date":"2023-05-11T05:28:58","name":"pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/mbox/"},{"id":92467,"url":"https://patchwork.plctlab.org/api/1.2/patches/92467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/","msgid":"<20230511100354.3995358-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-11T10:03:54","name":"LoongArch: Fix PLT entry generate bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/mbox/"},{"id":92629,"url":"https://patchwork.plctlab.org/api/1.2/patches/92629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:48","name":"[1/4] opcodes: use CGEN_INSN_LGUINT for base instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/mbox/"},{"id":92630,"url":"https://patchwork.plctlab.org/api/1.2/patches/92630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:49","name":"[2/4] cpu: add V3 BPF atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/mbox/"},{"id":92634,"url":"https://patchwork.plctlab.org/api/1.2/patches/92634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-4-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:50","name":"[3/4] gas: add tests for BPF V3 atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/mbox/"},{"id":92637,"url":"https://patchwork.plctlab.org/api/1.2/patches/92637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-5-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:51","name":"[4/4] gas: document V3 BPF atomic instructions in the GAS manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/mbox/"},{"id":92848,"url":"https://patchwork.plctlab.org/api/1.2/patches/92848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/","msgid":"<20230511210232.1491265-1-goldstein.w.n@gmail.com>","list_archive_url":null,"date":"2023-05-11T21:02:32","name":"[v1] gold: Make '\''--section-ordering-file'\'' also specifiable in env variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/mbox/"},{"id":92935,"url":"https://patchwork.plctlab.org/api/1.2/patches/92935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/","msgid":"","list_archive_url":null,"date":"2023-05-12T03:44:43","name":"[RFC] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/mbox/"},{"id":92974,"url":"https://patchwork.plctlab.org/api/1.2/patches/92974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:17","name":"[1/4] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/mbox/"},{"id":92976,"url":"https://patchwork.plctlab.org/api/1.2/patches/92976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:18","name":"[2/4] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/mbox/"},{"id":92978,"url":"https://patchwork.plctlab.org/api/1.2/patches/92978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:19","name":"[3/4] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/mbox/"},{"id":92975,"url":"https://patchwork.plctlab.org/api/1.2/patches/92975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:20","name":"[4/4] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/mbox/"},{"id":93018,"url":"https://patchwork.plctlab.org/api/1.2/patches/93018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/","msgid":"<20230512091558.83523-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-12T09:15:58","name":"RISC-V: PR27566, consider ELF_MAXPAGESIZE/COMMONPAGESIZE for gp relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/mbox/"},{"id":93504,"url":"https://patchwork.plctlab.org/api/1.2/patches/93504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:13:50","name":"PR28902, -T script with INSERT ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/mbox/"},{"id":93505,"url":"https://patchwork.plctlab.org/api/1.2/patches/93505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:18:01","name":"PR28955 mips gas segfault","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/mbox/"},{"id":93544,"url":"https://patchwork.plctlab.org/api/1.2/patches/93544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230513172938.2831329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-13T17:29:38","name":"[Review,is,neded] gprofng: include a new function in the right place","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":93971,"url":"https://patchwork.plctlab.org/api/1.2/patches/93971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-15T08:50:27","name":"Decorated symbols in import libs (BUG 30421)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/mbox/"},{"id":94420,"url":"https://patchwork.plctlab.org/api/1.2/patches/94420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:22","name":"[v2,1/5] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/mbox/"},{"id":94421,"url":"https://patchwork.plctlab.org/api/1.2/patches/94421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:23","name":"[v2,2/5] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/mbox/"},{"id":94425,"url":"https://patchwork.plctlab.org/api/1.2/patches/94425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:24","name":"[v2,3/5] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/mbox/"},{"id":94423,"url":"https://patchwork.plctlab.org/api/1.2/patches/94423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:25","name":"[v2,4/5] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/mbox/"},{"id":94424,"url":"https://patchwork.plctlab.org/api/1.2/patches/94424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:26","name":"[v2,5/5] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/mbox/"},{"id":94985,"url":"https://patchwork.plctlab.org/api/1.2/patches/94985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-16T23:54:01","name":"gcc-4.5 build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/mbox/"},{"id":94992,"url":"https://patchwork.plctlab.org/api/1.2/patches/94992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T00:52:55","name":"PR29189, dlltool delaylibs corrupt float/double arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/mbox/"},{"id":94997,"url":"https://patchwork.plctlab.org/api/1.2/patches/94997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T01:51:15","name":"PR29961, plugin-api.h: \"Could not detect architecture endianess\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/mbox/"},{"id":95160,"url":"https://patchwork.plctlab.org/api/1.2/patches/95160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/","msgid":"<61663a6c-a5a4-812a-1110-06e0122aabba@suse.com>","list_archive_url":null,"date":"2023-05-17T11:00:04","name":"x86: permit all relational operators in insn operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/mbox/"},{"id":95625,"url":"https://patchwork.plctlab.org/api/1.2/patches/95625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-18T02:52:47","name":"PR11601, Solaris assembler compatibility doesn'\''t work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/mbox/"},{"id":95637,"url":"https://patchwork.plctlab.org/api/1.2/patches/95637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/","msgid":"<20230518034102.1747564-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-18T03:41:02","name":"Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/mbox/"},{"id":95667,"url":"https://patchwork.plctlab.org/api/1.2/patches/95667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:24","name":"[COMMITTED] libsframe: testsuite: add new tests for sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/mbox/"},{"id":95668,"url":"https://patchwork.plctlab.org/api/1.2/patches/95668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:25","name":"[COMMITTED] libsframe: testsuite: add tests for sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/mbox/"},{"id":95674,"url":"https://patchwork.plctlab.org/api/1.2/patches/95674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/","msgid":"<20230518065950.6166-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-18T06:59:50","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/mbox/"},{"id":95717,"url":"https://patchwork.plctlab.org/api/1.2/patches/95717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/","msgid":"<20230518085739.2195035-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-05-18T08:57:50","name":"Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/mbox/"},{"id":95721,"url":"https://patchwork.plctlab.org/api/1.2/patches/95721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/","msgid":"<20230518092246.2450-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-18T09:22:46","name":"RISC-V: Support subtraction of .uleb128.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/mbox/"},{"id":96167,"url":"https://patchwork.plctlab.org/api/1.2/patches/96167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/","msgid":"<20230519021448.30120-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-19T02:14:48","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/mbox/"},{"id":96176,"url":"https://patchwork.plctlab.org/api/1.2/patches/96176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-2-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:32","name":"[RFC,1/4] RISC-V : Remove checking when -march=rv64XX and -mabi=ilp32X","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/mbox/"},{"id":96178,"url":"https://patchwork.plctlab.org/api/1.2/patches/96178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-3-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:33","name":"[RFC,2/4] RISC-V : Add support for rv64 arch using ilp32 abi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/mbox/"},{"id":96177,"url":"https://patchwork.plctlab.org/api/1.2/patches/96177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-4-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:34","name":"[RFC,3/4] RISC-V : Add rv64 ilp32 support in disassemble","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/mbox/"},{"id":96180,"url":"https://patchwork.plctlab.org/api/1.2/patches/96180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-5-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:35","name":"[RFC,4/4] gdb/riscv : Add rv64 ilp32 support in gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/mbox/"},{"id":96420,"url":"https://patchwork.plctlab.org/api/1.2/patches/96420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/","msgid":"<54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com>","list_archive_url":null,"date":"2023-05-19T13:24:05","name":"ld: drop stray blank from ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/mbox/"},{"id":96421,"url":"https://patchwork.plctlab.org/api/1.2/patches/96421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:30:57","name":"[1/2] x86: de-duplicate operand_special_chars[] wrt extra_symbol_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/mbox/"},{"id":96422,"url":"https://patchwork.plctlab.org/api/1.2/patches/96422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/","msgid":"<83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com>","list_archive_url":null,"date":"2023-05-19T13:31:28","name":"[2/2] x86: figure braces aren'\''t really part of mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/mbox/"},{"id":96432,"url":"https://patchwork.plctlab.org/api/1.2/patches/96432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/","msgid":"<4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com>","list_archive_url":null,"date":"2023-05-19T13:51:24","name":"[1/4] x86: split gas testsuite .exp file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/mbox/"},{"id":96433,"url":"https://patchwork.plctlab.org/api/1.2/patches/96433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:51:57","name":"[2/4] x86-64: conditionalize tests using --32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/mbox/"},{"id":96434,"url":"https://patchwork.plctlab.org/api/1.2/patches/96434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/","msgid":"<778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com>","list_archive_url":null,"date":"2023-05-19T13:52:18","name":"[3/4] x86-64: improve gas diagnostic when no 32-bit target is configured","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/mbox/"},{"id":96435,"url":"https://patchwork.plctlab.org/api/1.2/patches/96435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:52:57","name":"[4/4] iamcu: suppress tests which can'\''t possibly work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/mbox/"},{"id":96442,"url":"https://patchwork.plctlab.org/api/1.2/patches/96442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/","msgid":"<2274d914-c77f-37e7-5589-870a647e24a0@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:31","name":"[1/3] x86: use fixed-width type for codep and friends","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/mbox/"},{"id":96443,"url":"https://patchwork.plctlab.org/api/1.2/patches/96443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/","msgid":"<65393035-8006-1a66-deae-70a88ed29077@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:57","name":"[2/3] x86: disassembling over-long insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/mbox/"},{"id":96444,"url":"https://patchwork.plctlab.org/api/1.2/patches/96444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/","msgid":"<51d38635-479f-831f-e678-3da1a1c9acae@suse.com>","list_archive_url":null,"date":"2023-05-19T14:07:25","name":"[3/3] x86: convert two pointers to (indexing) integers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/mbox/"},{"id":96697,"url":"https://patchwork.plctlab.org/api/1.2/patches/96697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:16:59","name":"tic54x set_arch_mach","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/mbox/"},{"id":96698,"url":"https://patchwork.plctlab.org/api/1.2/patches/96698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:18:29","name":"coffcode.h handle_COMDAT tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/mbox/"},{"id":96762,"url":"https://patchwork.plctlab.org/api/1.2/patches/96762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T11:44:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/mbox/"},{"id":96951,"url":"https://patchwork.plctlab.org/api/1.2/patches/96951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:36","name":"[v4,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/mbox/"},{"id":96954,"url":"https://patchwork.plctlab.org/api/1.2/patches/96954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:37","name":"[v4,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/mbox/"},{"id":96952,"url":"https://patchwork.plctlab.org/api/1.2/patches/96952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:38","name":"[v4,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/mbox/"},{"id":96955,"url":"https://patchwork.plctlab.org/api/1.2/patches/96955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:39","name":"[v4,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/mbox/"},{"id":96956,"url":"https://patchwork.plctlab.org/api/1.2/patches/96956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:40","name":"[v4,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/mbox/"},{"id":96957,"url":"https://patchwork.plctlab.org/api/1.2/patches/96957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:41","name":"[v4,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/mbox/"},{"id":97053,"url":"https://patchwork.plctlab.org/api/1.2/patches/97053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/","msgid":"<20230522060030.100976-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:00:30","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/mbox/"},{"id":97056,"url":"https://patchwork.plctlab.org/api/1.2/patches/97056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/","msgid":"<20230522060726.101037-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:07:26","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/mbox/"},{"id":97175,"url":"https://patchwork.plctlab.org/api/1.2/patches/97175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-22T08:38:45","name":"PowerPC64 report number of stub iterations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/mbox/"},{"id":97480,"url":"https://patchwork.plctlab.org/api/1.2/patches/97480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/","msgid":"<20230522142036.199490-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T14:20:36","name":"[v3] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/mbox/"},{"id":97571,"url":"https://patchwork.plctlab.org/api/1.2/patches/97571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/","msgid":"","list_archive_url":null,"date":"2023-05-22T19:48:22","name":"[v2] pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/mbox/"},{"id":99104,"url":"https://patchwork.plctlab.org/api/1.2/patches/99104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/","msgid":"<871qj41iw5.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-25T16:21:46","name":"RFC: Objdump: Dumping PE specific headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/mbox/"},{"id":99146,"url":"https://patchwork.plctlab.org/api/1.2/patches/99146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/","msgid":"<87y1lcxpj0.fsf@igel.home>","list_archive_url":null,"date":"2023-05-25T17:57:23","name":"Remove duplicate definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/mbox/"},{"id":99271,"url":"https://patchwork.plctlab.org/api/1.2/patches/99271/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-26T03:12:14","name":"PR22263 ld test, riscv fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/mbox/"},{"id":99314,"url":"https://patchwork.plctlab.org/api/1.2/patches/99314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:29","name":"[COMMITTED] libsframe: use uint8_t data type for FRE info related stubs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/mbox/"},{"id":99315,"url":"https://patchwork.plctlab.org/api/1.2/patches/99315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:30","name":"[COMMITTED] libsframe: use const char * consistently for immutable FRE buffers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/mbox/"},{"id":99316,"url":"https://patchwork.plctlab.org/api/1.2/patches/99316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:31","name":"[COMMITTED] libsframe: revisit sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/mbox/"},{"id":99317,"url":"https://patchwork.plctlab.org/api/1.2/patches/99317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:32","name":"[COMMITTED] sframe/doc: minor improvements for readability","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/mbox/"},{"id":99387,"url":"https://patchwork.plctlab.org/api/1.2/patches/99387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:28","name":"[v5,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/mbox/"},{"id":99397,"url":"https://patchwork.plctlab.org/api/1.2/patches/99397/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:29","name":"[v5,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/mbox/"},{"id":99391,"url":"https://patchwork.plctlab.org/api/1.2/patches/99391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:30","name":"[v5,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/mbox/"},{"id":99393,"url":"https://patchwork.plctlab.org/api/1.2/patches/99393/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:31","name":"[v5,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/mbox/"},{"id":99385,"url":"https://patchwork.plctlab.org/api/1.2/patches/99385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:32","name":"[v5,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/mbox/"},{"id":99370,"url":"https://patchwork.plctlab.org/api/1.2/patches/99370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:33","name":"[v5,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/mbox/"},{"id":99406,"url":"https://patchwork.plctlab.org/api/1.2/patches/99406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/","msgid":"<20230526082648.1503574-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-05-26T08:26:48","name":"x86: Add Evw to emit w suffix for several instrctions for word ptr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/mbox/"},{"id":99429,"url":"https://patchwork.plctlab.org/api/1.2/patches/99429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/","msgid":"<20230526101358.787593-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-26T10:13:58","name":"Enable x86-64-fred-intel and x86-64-lkgs-intel test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/mbox/"},{"id":99644,"url":"https://patchwork.plctlab.org/api/1.2/patches/99644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195407.2663991-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:54:07","name":"gprofng: 29470 The test suite should be made more flexible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99645,"url":"https://patchwork.plctlab.org/api/1.2/patches/99645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195518.2664720-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:55:18","name":"gprofng: Fix -Wsign-compare warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99734,"url":"https://patchwork.plctlab.org/api/1.2/patches/99734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/","msgid":"<20230527013620.65127-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-27T01:36:20","name":"[PR,ld/22263] RISC-V: Avoid spurious R_RISCV_NONE for pr22263-1 test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/mbox/"},{"id":100526,"url":"https://patchwork.plctlab.org/api/1.2/patches/100526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:16","name":"Regen binutils POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/mbox/"},{"id":100527,"url":"https://patchwork.plctlab.org/api/1.2/patches/100527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:55","name":"Delete include/aout/encap.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/mbox/"},{"id":100529,"url":"https://patchwork.plctlab.org/api/1.2/patches/100529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:23","name":"Don'\''t define COFF_MAGIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/mbox/"},{"id":100528,"url":"https://patchwork.plctlab.org/api/1.2/patches/100528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:59","name":"Define IMAGE_FILE_MACHINE_ARMNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/mbox/"},{"id":100530,"url":"https://patchwork.plctlab.org/api/1.2/patches/100530/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:23:54","name":"arm-pe objdump -P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/mbox/"},{"id":101020,"url":"https://patchwork.plctlab.org/api/1.2/patches/101020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:47","name":"[1/6] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/mbox/"},{"id":101025,"url":"https://patchwork.plctlab.org/api/1.2/patches/101025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:48","name":"[2/6] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/mbox/"},{"id":101028,"url":"https://patchwork.plctlab.org/api/1.2/patches/101028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:49","name":"[3/6] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/mbox/"},{"id":101022,"url":"https://patchwork.plctlab.org/api/1.2/patches/101022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:50","name":"[4/6] binutils: Add a --strip-sections test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/mbox/"},{"id":101027,"url":"https://patchwork.plctlab.org/api/1.2/patches/101027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:51","name":"[5/6] ld: Add tests for -z nosectionheader and --strip-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/mbox/"},{"id":101021,"url":"https://patchwork.plctlab.org/api/1.2/patches/101021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:52","name":"[6/6] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/mbox/"},{"id":101296,"url":"https://patchwork.plctlab.org/api/1.2/patches/101296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/","msgid":"<87a5xkua9s.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-31T09:21:03","name":"Commit: elfxx-loongarch64.c: Fix printf formatting issues.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/mbox/"},{"id":23,"url":"https://patchwork.plctlab.org/api/1.2/bundles/23/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-06","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":101537,"url":"https://patchwork.plctlab.org/api/1.2/patches/101537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/","msgid":"<20230531162856.48916-1-gianluca@rivosinc.com>","list_archive_url":null,"date":"2023-05-31T16:28:56","name":"[RFC,v2] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/mbox/"},{"id":101579,"url":"https://patchwork.plctlab.org/api/1.2/patches/101579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:11","name":"[v2,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/mbox/"},{"id":101576,"url":"https://patchwork.plctlab.org/api/1.2/patches/101576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:12","name":"[v2,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/mbox/"},{"id":101578,"url":"https://patchwork.plctlab.org/api/1.2/patches/101578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:13","name":"[v2,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/mbox/"},{"id":101572,"url":"https://patchwork.plctlab.org/api/1.2/patches/101572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:14","name":"[v2,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/mbox/"},{"id":101573,"url":"https://patchwork.plctlab.org/api/1.2/patches/101573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:15","name":"[v2,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/mbox/"},{"id":101580,"url":"https://patchwork.plctlab.org/api/1.2/patches/101580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:16","name":"[v2,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/mbox/"},{"id":101574,"url":"https://patchwork.plctlab.org/api/1.2/patches/101574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:17","name":"[v2,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/mbox/"},{"id":101625,"url":"https://patchwork.plctlab.org/api/1.2/patches/101625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:28:50","name":"Remove BFD_FAIL in cpu-sh.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/mbox/"},{"id":101626,"url":"https://patchwork.plctlab.org/api/1.2/patches/101626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:30:05","name":"section_by_target_index memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/mbox/"},{"id":101627,"url":"https://patchwork.plctlab.org/api/1.2/patches/101627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:31:35","name":"bfd_close and target free_cached_memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/mbox/"},{"id":101628,"url":"https://patchwork.plctlab.org/api/1.2/patches/101628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:33:05","name":"Harden PowerPC64 OPD handling against fuzzers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/mbox/"},{"id":101754,"url":"https://patchwork.plctlab.org/api/1.2/patches/101754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/","msgid":"<20230601061610.2614564-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T06:16:10","name":"[COMMITTED] libsframe: minor fixups in flip_fre related functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/mbox/"},{"id":102114,"url":"https://patchwork.plctlab.org/api/1.2/patches/102114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/","msgid":"<20230601173312.3176329-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T17:33:12","name":"[COMMITTED] libsframe: avoid using magic number","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/mbox/"},{"id":102244,"url":"https://patchwork.plctlab.org/api/1.2/patches/102244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:13","name":"Minor objcopy optimisation for copy_relocations_in_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/mbox/"},{"id":102245,"url":"https://patchwork.plctlab.org/api/1.2/patches/102245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:57","name":"loongarch readelf support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/mbox/"},{"id":102407,"url":"https://patchwork.plctlab.org/api/1.2/patches/102407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/","msgid":"<20230602092410.2841184-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-02T09:24:10","name":"LoongArch: gas: Relocations simplification when -mno-relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/mbox/"},{"id":102680,"url":"https://patchwork.plctlab.org/api/1.2/patches/102680/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/","msgid":"<20230602192527.1532280-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-02T19:25:27","name":"ELF: Don'\''t warn an empty PT_LOAD with the program headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/mbox/"},{"id":102961,"url":"https://patchwork.plctlab.org/api/1.2/patches/102961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/","msgid":"<221f70cf-5cff-6053-7499-499d4202e90b@debian.org>","list_archive_url":null,"date":"2023-06-04T06:44:45","name":"ignore lto-wrapper warnings for lto builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/mbox/"},{"id":103136,"url":"https://patchwork.plctlab.org/api/1.2/patches/103136/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:20:34","name":"Yet another ecoff fuzzed object fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/mbox/"},{"id":103138,"url":"https://patchwork.plctlab.org/api/1.2/patches/103138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:21:48","name":"bfd_error_on_input messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/mbox/"},{"id":103197,"url":"https://patchwork.plctlab.org/api/1.2/patches/103197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:24","name":"[1/2] MIPS: Add n32 VECs to non-vendor elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/mbox/"},{"id":103198,"url":"https://patchwork.plctlab.org/api/1.2/patches/103198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:25","name":"[2/2] MIPS: fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/mbox/"},{"id":103356,"url":"https://patchwork.plctlab.org/api/1.2/patches/103356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:16","name":"[v3,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/mbox/"},{"id":103349,"url":"https://patchwork.plctlab.org/api/1.2/patches/103349/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:17","name":"[v3,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/mbox/"},{"id":103354,"url":"https://patchwork.plctlab.org/api/1.2/patches/103354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:18","name":"[v3,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/mbox/"},{"id":103351,"url":"https://patchwork.plctlab.org/api/1.2/patches/103351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:19","name":"[v3,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/mbox/"},{"id":103353,"url":"https://patchwork.plctlab.org/api/1.2/patches/103353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:20","name":"[v3,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/mbox/"},{"id":103355,"url":"https://patchwork.plctlab.org/api/1.2/patches/103355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:21","name":"[v3,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/mbox/"},{"id":103350,"url":"https://patchwork.plctlab.org/api/1.2/patches/103350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:22","name":"[v3,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/mbox/"},{"id":103383,"url":"https://patchwork.plctlab.org/api/1.2/patches/103383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/","msgid":"<20230605163327.1864428-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T16:33:27","name":"ELF: Add \"#pass\" to ld-elf/pr30508.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/mbox/"},{"id":103509,"url":"https://patchwork.plctlab.org/api/1.2/patches/103509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/","msgid":"<20230605214658.693003-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-05T21:46:58","name":"[COMMITTED] libsframe: avoid unnecessary type casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/mbox/"},{"id":103542,"url":"https://patchwork.plctlab.org/api/1.2/patches/103542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:13","name":"[v2,1/3] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/mbox/"},{"id":103543,"url":"https://patchwork.plctlab.org/api/1.2/patches/103543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:14","name":"[v2,2/3] MIPS: Ignore the symbol index for comdat-reloc-r6.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/mbox/"},{"id":103544,"url":"https://patchwork.plctlab.org/api/1.2/patches/103544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:15","name":"[v2,3/3] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/mbox/"},{"id":103614,"url":"https://patchwork.plctlab.org/api/1.2/patches/103614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/","msgid":"<20230606074856.3463253-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-06-06T07:49:13","name":"[v2] Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/mbox/"},{"id":104005,"url":"https://patchwork.plctlab.org/api/1.2/patches/104005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:40","name":"[v4,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/mbox/"},{"id":104004,"url":"https://patchwork.plctlab.org/api/1.2/patches/104004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:41","name":"[v4,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/mbox/"},{"id":104009,"url":"https://patchwork.plctlab.org/api/1.2/patches/104009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:42","name":"[v4,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/mbox/"},{"id":104008,"url":"https://patchwork.plctlab.org/api/1.2/patches/104008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:43","name":"[v4,4/7] ld: Add simple tests for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/mbox/"},{"id":104006,"url":"https://patchwork.plctlab.org/api/1.2/patches/104006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:44","name":"[v4,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/mbox/"},{"id":104010,"url":"https://patchwork.plctlab.org/api/1.2/patches/104010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:45","name":"[v4,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/mbox/"},{"id":104007,"url":"https://patchwork.plctlab.org/api/1.2/patches/104007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:46","name":"[v4,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/mbox/"},{"id":104157,"url":"https://patchwork.plctlab.org/api/1.2/patches/104157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/","msgid":"<20230607001219.1262641-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T00:12:19","name":"[COMMITTED] libsframe: fix cosmetic issues and typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/mbox/"},{"id":104187,"url":"https://patchwork.plctlab.org/api/1.2/patches/104187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:10","name":"objcopy memory leaks after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/mbox/"},{"id":104188,"url":"https://patchwork.plctlab.org/api/1.2/patches/104188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:47","name":"bfd/elf.c strtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/mbox/"},{"id":104189,"url":"https://patchwork.plctlab.org/api/1.2/patches/104189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:01:50","name":"Memory leaks in bfd/vms-lib.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/mbox/"},{"id":104228,"url":"https://patchwork.plctlab.org/api/1.2/patches/104228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T04:53:11","name":"_bfd_free_cached_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/mbox/"},{"id":104370,"url":"https://patchwork.plctlab.org/api/1.2/patches/104370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T09:34:12","name":"ld-elf/eh5 remove xfail hppa64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/mbox/"},{"id":104777,"url":"https://patchwork.plctlab.org/api/1.2/patches/104777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/","msgid":"<20230607235757.4174552-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T23:57:57","name":"[COMMITTED] libsframe: reuse static function sframe_decoder_get_funcdesc_at_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/mbox/"},{"id":104818,"url":"https://patchwork.plctlab.org/api/1.2/patches/104818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:34","name":"[1/2] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/mbox/"},{"id":104819,"url":"https://patchwork.plctlab.org/api/1.2/patches/104819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:35","name":"[2/2] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/mbox/"},{"id":105015,"url":"https://patchwork.plctlab.org/api/1.2/patches/105015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/","msgid":"<20230608155214.32435-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-08T15:52:14","name":"RISC-V: Move __global_pointer$ to .sdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/mbox/"},{"id":105186,"url":"https://patchwork.plctlab.org/api/1.2/patches/105186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/","msgid":"<20230609004717.30486-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-06-09T00:47:17","name":"RISC-V: PR29823, defined the missing elf_backend_obj_attrs_handle_unknown.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/mbox/"},{"id":105286,"url":"https://patchwork.plctlab.org/api/1.2/patches/105286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:27","name":"ecoff find_nearest_line and final link leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/mbox/"},{"id":105287,"url":"https://patchwork.plctlab.org/api/1.2/patches/105287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:57","name":"readelf/objdump remember_state memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/mbox/"},{"id":105603,"url":"https://patchwork.plctlab.org/api/1.2/patches/105603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-09T12:30:26","name":"x86: shrink Masking insn attribute to a single bit (boolean)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/mbox/"},{"id":105785,"url":"https://patchwork.plctlab.org/api/1.2/patches/105785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:21","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/mbox/"},{"id":105786,"url":"https://patchwork.plctlab.org/api/1.2/patches/105786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:22","name":"[COMMITTED] libsframe: testsuite: add sframe_find_fre tests for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/mbox/"},{"id":106323,"url":"https://patchwork.plctlab.org/api/1.2/patches/106323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/","msgid":"<20230612083649.907511-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-12T08:36:49","name":"LoongArch: Add fcsr register names support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/mbox/"},{"id":107171,"url":"https://patchwork.plctlab.org/api/1.2/patches/107171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/","msgid":"<20230613080712.1651120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-13T08:07:12","name":"LoongArch: Fix ld \"undefined reference\" error with --enable-shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/mbox/"},{"id":107373,"url":"https://patchwork.plctlab.org/api/1.2/patches/107373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:39","name":"[1/4] RISC-V: Minimal support of ZC extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/mbox/"},{"id":107375,"url":"https://patchwork.plctlab.org/api/1.2/patches/107375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:40","name":"[2/4] RISC-V: Add Zca extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/mbox/"},{"id":107377,"url":"https://patchwork.plctlab.org/api/1.2/patches/107377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:41","name":"[3/4] RISC-V: Add Zcf extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/mbox/"},{"id":107378,"url":"https://patchwork.plctlab.org/api/1.2/patches/107378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:42","name":"[4/4] RISC-V: Add Zcd extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/mbox/"},{"id":107381,"url":"https://patchwork.plctlab.org/api/1.2/patches/107381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:50","name":"[1/2] RISC-V: Add Zcb extension supports.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/mbox/"},{"id":107380,"url":"https://patchwork.plctlab.org/api/1.2/patches/107380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:51","name":"[2/2] RISC-V: Add Zcb extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/mbox/"},{"id":107632,"url":"https://patchwork.plctlab.org/api/1.2/patches/107632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/","msgid":"<20230614000148.10989-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:46","name":"[v2,1/3] Add MIPS Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/mbox/"},{"id":107631,"url":"https://patchwork.plctlab.org/api/1.2/patches/107631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/","msgid":"<20230614000148.10989-3-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:47","name":"[v2,2/3] Add rotation instructions to MIPS Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/mbox/"},{"id":107630,"url":"https://patchwork.plctlab.org/api/1.2/patches/107630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/","msgid":"<20230614000148.10989-4-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:48","name":"[v2,3/3] Add additional missing Allegrex CPU instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/mbox/"},{"id":107698,"url":"https://patchwork.plctlab.org/api/1.2/patches/107698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-14T04:57:35","name":"asprintf memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/mbox/"},{"id":107914,"url":"https://patchwork.plctlab.org/api/1.2/patches/107914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-14T11:53:44","name":"riscv: Use run-time endianess for floating point literals","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/mbox/"},{"id":107999,"url":"https://patchwork.plctlab.org/api/1.2/patches/107999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/","msgid":"<87ttva3xik.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-14T14:54:11","name":"commit: Add expected failures for some bfin linker tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/mbox/"},{"id":108238,"url":"https://patchwork.plctlab.org/api/1.2/patches/108238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-15T02:40:15","name":"vms write_archive memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/mbox/"},{"id":108244,"url":"https://patchwork.plctlab.org/api/1.2/patches/108244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:50:33","name":"[committed] GAS/doc: Correct Tag_GNU_MIPS_ABI_MSA attribute description","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/mbox/"},{"id":108247,"url":"https://patchwork.plctlab.org/api/1.2/patches/108247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:51:53","name":"[committed] MIPS/GAS/testsuite: Fix `-modd-spreg'\''/`-mno-odd-spreg'\'' test invocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/mbox/"},{"id":108432,"url":"https://patchwork.plctlab.org/api/1.2/patches/108432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-15T11:09:26","name":"[0/2] riscv: Fix gas when encoding BE floats/doubles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":108551,"url":"https://patchwork.plctlab.org/api/1.2/patches/108551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T14:24:56","name":"[committed] binutils/NEWS: Mention Sony Allegrex MIPS CPU support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/mbox/"},{"id":108800,"url":"https://patchwork.plctlab.org/api/1.2/patches/108800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/","msgid":"<20230616031610.3982906-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-16T03:16:10","name":"[v2] LoongArch: Support referring to FCSRs as $fcsrX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/mbox/"},{"id":108836,"url":"https://patchwork.plctlab.org/api/1.2/patches/108836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:54","name":"[v3,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/mbox/"},{"id":108840,"url":"https://patchwork.plctlab.org/api/1.2/patches/108840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:55","name":"[v3,2/7] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/mbox/"},{"id":108842,"url":"https://patchwork.plctlab.org/api/1.2/patches/108842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:56","name":"[v3,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/mbox/"},{"id":108847,"url":"https://patchwork.plctlab.org/api/1.2/patches/108847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:57","name":"[v3,3/7] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/mbox/"},{"id":108843,"url":"https://patchwork.plctlab.org/api/1.2/patches/108843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:58","name":"[v3,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/mbox/"},{"id":108851,"url":"https://patchwork.plctlab.org/api/1.2/patches/108851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:59","name":"[v3,4/7] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/mbox/"},{"id":108844,"url":"https://patchwork.plctlab.org/api/1.2/patches/108844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:00","name":"[v3,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/mbox/"},{"id":108848,"url":"https://patchwork.plctlab.org/api/1.2/patches/108848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-9-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:01","name":"[v3,5/7] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/mbox/"},{"id":108846,"url":"https://patchwork.plctlab.org/api/1.2/patches/108846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-10-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:02","name":"[v3,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/mbox/"},{"id":108857,"url":"https://patchwork.plctlab.org/api/1.2/patches/108857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-11-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:03","name":"[v3,6/7] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/mbox/"},{"id":108863,"url":"https://patchwork.plctlab.org/api/1.2/patches/108863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-12-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:04","name":"[v3,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/mbox/"},{"id":108869,"url":"https://patchwork.plctlab.org/api/1.2/patches/108869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:06","name":"[v4,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/mbox/"},{"id":108870,"url":"https://patchwork.plctlab.org/api/1.2/patches/108870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:07","name":"[v4,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/mbox/"},{"id":108878,"url":"https://patchwork.plctlab.org/api/1.2/patches/108878/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:08","name":"[v4,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/mbox/"},{"id":108875,"url":"https://patchwork.plctlab.org/api/1.2/patches/108875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:09","name":"[v4,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/mbox/"},{"id":108876,"url":"https://patchwork.plctlab.org/api/1.2/patches/108876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:10","name":"[v4,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/mbox/"},{"id":108874,"url":"https://patchwork.plctlab.org/api/1.2/patches/108874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:11","name":"[v4,6/7] MIPS: Disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/mbox/"},{"id":108877,"url":"https://patchwork.plctlab.org/api/1.2/patches/108877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:12","name":"[v4,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/mbox/"},{"id":108891,"url":"https://patchwork.plctlab.org/api/1.2/patches/108891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:35","name":"[v3,1/2] MIPS: Add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/mbox/"},{"id":108892,"url":"https://patchwork.plctlab.org/api/1.2/patches/108892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:36","name":"[v3,2/2] MIPS: Sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/mbox/"},{"id":108895,"url":"https://patchwork.plctlab.org/api/1.2/patches/108895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/","msgid":"<503caac8-8824-823a-81c2-762cba207cb6@suse.com>","list_archive_url":null,"date":"2023-06-16T07:30:41","name":"[1/4] x86: optimize pre-AVX512 {,V}PCMPEQQ with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/mbox/"},{"id":108896,"url":"https://patchwork.plctlab.org/api/1.2/patches/108896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/","msgid":"<7141b586-9711-aef0-7f28-5d4489478f1b@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:12","name":"[2/4] x86: optimize pre-AVX512 {,V}PCMPGT* with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/mbox/"},{"id":108899,"url":"https://patchwork.plctlab.org/api/1.2/patches/108899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/","msgid":"<3e1b884e-7312-8546-ebdc-ac513a199858@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:41","name":"[3/4] x86: optimize 128-bit VPBROADCASTQ to VPUNPCKLQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/mbox/"},{"id":108900,"url":"https://patchwork.plctlab.org/api/1.2/patches/108900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/","msgid":"<08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com>","list_archive_url":null,"date":"2023-06-16T07:32:40","name":"[4/4] x86: provide a 128-bit VBROADCASTSD pseudo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/mbox/"},{"id":109009,"url":"https://patchwork.plctlab.org/api/1.2/patches/109009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:29","name":"[1/5] x86: re-work EVEX-z-without-masking check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/mbox/"},{"id":109010,"url":"https://patchwork.plctlab.org/api/1.2/patches/109010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:55","name":"[2/5] x86: flag EVEX.z set when destination is a mask register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/mbox/"},{"id":109011,"url":"https://patchwork.plctlab.org/api/1.2/patches/109011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/","msgid":"<65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:20","name":"[3/5] x86: flag EVEX.z set when destination is memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/mbox/"},{"id":109013,"url":"https://patchwork.plctlab.org/api/1.2/patches/109013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/","msgid":"<2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:44","name":"[4/5] x86: flag EVEX masking when destination is GPR(-like)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/mbox/"},{"id":109017,"url":"https://patchwork.plctlab.org/api/1.2/patches/109017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/","msgid":"<33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com>","list_archive_url":null,"date":"2023-06-16T10:17:26","name":"[5/5] x86: flag bad EVEX masking for miscellaneous insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/mbox/"},{"id":109088,"url":"https://patchwork.plctlab.org/api/1.2/patches/109088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T12:34:06","name":"x86: fix expansion of %XV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/mbox/"},{"id":109639,"url":"https://patchwork.plctlab.org/api/1.2/patches/109639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/","msgid":"<648f4180.a70a0220.a7021.407c@mx.google.com>","list_archive_url":null,"date":"2023-06-18T17:40:13","name":"[V3] optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/mbox/"},{"id":110435,"url":"https://patchwork.plctlab.org/api/1.2/patches/110435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-20T11:43:07","name":"[0/1] riscv: Ensure LE instruction fetching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":110613,"url":"https://patchwork.plctlab.org/api/1.2/patches/110613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/","msgid":"<20230620164436.432481-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T16:44:36","name":"x86: Don'\''t check if AVX512 template requires AVX512VL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/mbox/"},{"id":110703,"url":"https://patchwork.plctlab.org/api/1.2/patches/110703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/","msgid":"<20230620223204.629663-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T22:32:04","name":"x86: Free the symbol buffer and the relocation buffer after use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/mbox/"},{"id":110789,"url":"https://patchwork.plctlab.org/api/1.2/patches/110789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:20:36","name":"macho-o.c don'\''t leak strtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/mbox/"},{"id":110790,"url":"https://patchwork.plctlab.org/api/1.2/patches/110790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:21:12","name":"elf32_arm_get_synthetic_symtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/mbox/"},{"id":110832,"url":"https://patchwork.plctlab.org/api/1.2/patches/110832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/","msgid":"<20230621072732.1652861-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-06-21T07:27:32","name":"gprofng: Update intel url","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/mbox/"},{"id":110979,"url":"https://patchwork.plctlab.org/api/1.2/patches/110979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/","msgid":"<87352l6qjc.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T10:47:03","name":"Commit: Fix PR 29072 test with --enable-default-execstack=no","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/mbox/"},{"id":110983,"url":"https://patchwork.plctlab.org/api/1.2/patches/110983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/","msgid":"<87zg4t5awt.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T11:09:54","name":"Commit: Prune warnings about -z execstack when --enable-warn-execstack=yes has been used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/mbox/"},{"id":111025,"url":"https://patchwork.plctlab.org/api/1.2/patches/111025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T13:37:48","name":"[GOLD] PR30536, ppc64el gold linker produces unusable clang-16 binary","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/mbox/"},{"id":111790,"url":"https://patchwork.plctlab.org/api/1.2/patches/111790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/","msgid":"<20230622193759.737009-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-22T19:37:59","name":"Revert \"x86: Don'\''t check if AVX512 template requires AVX512VL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/mbox/"},{"id":111837,"url":"https://patchwork.plctlab.org/api/1.2/patches/111837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/","msgid":"<20230622232510.49099-1-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:09","name":"[1/2] Exclude trap instructions for MIPS Allegrex","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/mbox/"},{"id":111838,"url":"https://patchwork.plctlab.org/api/1.2/patches/111838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/","msgid":"<20230622232510.49099-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:10","name":"[2/2] Adding missing MIPS Allegrex instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/mbox/"},{"id":111911,"url":"https://patchwork.plctlab.org/api/1.2/patches/111911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:39","name":"[01/10] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/mbox/"},{"id":111910,"url":"https://patchwork.plctlab.org/api/1.2/patches/111910/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:40","name":"[02/10] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/mbox/"},{"id":111917,"url":"https://patchwork.plctlab.org/api/1.2/patches/111917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:41","name":"[03/10] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/mbox/"},{"id":111913,"url":"https://patchwork.plctlab.org/api/1.2/patches/111913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:42","name":"[04/10] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/mbox/"},{"id":111912,"url":"https://patchwork.plctlab.org/api/1.2/patches/111912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:43","name":"[05/10] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/mbox/"},{"id":111916,"url":"https://patchwork.plctlab.org/api/1.2/patches/111916/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:44","name":"[06/10] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/mbox/"},{"id":111919,"url":"https://patchwork.plctlab.org/api/1.2/patches/111919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:45","name":"[07/10] bfd: libsframe: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/mbox/"},{"id":111914,"url":"https://patchwork.plctlab.org/api/1.2/patches/111914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:46","name":"[08/10] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/mbox/"},{"id":111915,"url":"https://patchwork.plctlab.org/api/1.2/patches/111915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:47","name":"[09/10] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/mbox/"},{"id":111918,"url":"https://patchwork.plctlab.org/api/1.2/patches/111918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:48","name":"[10/10] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/mbox/"},{"id":112090,"url":"https://patchwork.plctlab.org/api/1.2/patches/112090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:32:28","name":"lto test fails with -fno-inline in CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/mbox/"},{"id":112092,"url":"https://patchwork.plctlab.org/api/1.2/patches/112092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:34:50","name":"[GOLD] powerpc DT_RELACOUNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/mbox/"},{"id":112093,"url":"https://patchwork.plctlab.org/api/1.2/patches/112093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:39:05","name":"[GOLD] Support setting DT_RELACOUNT late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/mbox/"},{"id":112094,"url":"https://patchwork.plctlab.org/api/1.2/patches/112094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:40:38","name":"[GOLD] PowerPC64 huge branch dynamic relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/mbox/"},{"id":112524,"url":"https://patchwork.plctlab.org/api/1.2/patches/112524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:49","name":"[v0,1/2] LoongArch: gas: Add LSX and LASX instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/mbox/"},{"id":112523,"url":"https://patchwork.plctlab.org/api/1.2/patches/112523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:50","name":"[v0,2/2] LoongArch: gas: Add LSX and LASX instructions test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/mbox/"},{"id":112533,"url":"https://patchwork.plctlab.org/api/1.2/patches/112533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/","msgid":"<20230625095540.1202120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T09:55:40","name":"LoongArch: Add R_LARCH_64_PCREL relocation support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/mbox/"},{"id":112807,"url":"https://patchwork.plctlab.org/api/1.2/patches/112807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/","msgid":"<20230626091656.31782-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-06-26T09:16:56","name":"ld - Add SYMBOL_ABI_ALIGNMENT variable and apply to __bss_start","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/mbox/"},{"id":112947,"url":"https://patchwork.plctlab.org/api/1.2/patches/112947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/","msgid":"<87sfaez7ut.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T13:11:22","name":"Commit: Sync config.sub and config.guess","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/mbox/"},{"id":112954,"url":"https://patchwork.plctlab.org/api/1.2/patches/112954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-06-26T13:50:57","name":"aarch64: Remove version dependencies from features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/mbox/"},{"id":112991,"url":"https://patchwork.plctlab.org/api/1.2/patches/112991/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/","msgid":"<87pm5iz3fu.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T14:46:45","name":"Commit: Update libiberty sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/mbox/"},{"id":113014,"url":"https://patchwork.plctlab.org/api/1.2/patches/113014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-26T15:35:09","name":"section-match: Check parent archive name as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/mbox/"},{"id":113046,"url":"https://patchwork.plctlab.org/api/1.2/patches/113046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/","msgid":"<87mt0myyc2.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T16:37:01","name":"Commit: Fix gas testsuite failures for non-ELF AArch64 toolchains","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/mbox/"},{"id":113129,"url":"https://patchwork.plctlab.org/api/1.2/patches/113129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/","msgid":"<20230626214619.1808676-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-26T21:46:19","name":"gprofng: Add new tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":113414,"url":"https://patchwork.plctlab.org/api/1.2/patches/113414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/","msgid":"<20230627124728.3563-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-06-27T12:47:28","name":"[RISC-V] Optimize GP-relative addressing for linker.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/mbox/"},{"id":113448,"url":"https://patchwork.plctlab.org/api/1.2/patches/113448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/","msgid":"<20230627144250.16818-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-27T14:42:50","name":"gas: NEWS: Add the latest RISC-V extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/mbox/"},{"id":113562,"url":"https://patchwork.plctlab.org/api/1.2/patches/113562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:15","name":"[COMMITTED] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/mbox/"},{"id":113563,"url":"https://patchwork.plctlab.org/api/1.2/patches/113563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:16","name":"[COMMITTED] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/mbox/"},{"id":113574,"url":"https://patchwork.plctlab.org/api/1.2/patches/113574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:17","name":"[COMMITTED] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/mbox/"},{"id":113569,"url":"https://patchwork.plctlab.org/api/1.2/patches/113569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:18","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/mbox/"},{"id":113572,"url":"https://patchwork.plctlab.org/api/1.2/patches/113572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:19","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/mbox/"},{"id":113570,"url":"https://patchwork.plctlab.org/api/1.2/patches/113570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:20","name":"[COMMITTED] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/mbox/"},{"id":113577,"url":"https://patchwork.plctlab.org/api/1.2/patches/113577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:21","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/mbox/"},{"id":113573,"url":"https://patchwork.plctlab.org/api/1.2/patches/113573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:22","name":"[COMMITTED] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/mbox/"},{"id":113564,"url":"https://patchwork.plctlab.org/api/1.2/patches/113564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:23","name":"[COMMITTED] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/mbox/"},{"id":113565,"url":"https://patchwork.plctlab.org/api/1.2/patches/113565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:24","name":"[COMMITTED] libsframe: use appropriate data types for args of sframe_encode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/mbox/"},{"id":113576,"url":"https://patchwork.plctlab.org/api/1.2/patches/113576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:25","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of get_num_fidx APIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/mbox/"},{"id":113578,"url":"https://patchwork.plctlab.org/api/1.2/patches/113578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:26","name":"[COMMITTED] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/mbox/"},{"id":113614,"url":"https://patchwork.plctlab.org/api/1.2/patches/113614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:17","name":"[01/12] sframe.h: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/mbox/"},{"id":113611,"url":"https://patchwork.plctlab.org/api/1.2/patches/113611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:18","name":"[02/12] gas: generate SFrame section with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/mbox/"},{"id":113615,"url":"https://patchwork.plctlab.org/api/1.2/patches/113615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:19","name":"[03/12] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/mbox/"},{"id":113612,"url":"https://patchwork.plctlab.org/api/1.2/patches/113612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:20","name":"[04/12] libsframe: add new APIs to add and get SFrame FDE in SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/mbox/"},{"id":113618,"url":"https://patchwork.plctlab.org/api/1.2/patches/113618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:21","name":"[05/12] libsframe: adjust version check in sframe_header_sanity_check_p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/mbox/"},{"id":113616,"url":"https://patchwork.plctlab.org/api/1.2/patches/113616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:22","name":"[06/12] libsframe: testsuite: fixes for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/mbox/"},{"id":113619,"url":"https://patchwork.plctlab.org/api/1.2/patches/113619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:23","name":"[07/12] bfd: linker: add support for rep_block_size for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/mbox/"},{"id":113622,"url":"https://patchwork.plctlab.org/api/1.2/patches/113622/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:24","name":"[08/12] bfd: linker: generate SFrame sections with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/mbox/"},{"id":113613,"url":"https://patchwork.plctlab.org/api/1.2/patches/113613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:25","name":"[09/12] objdump/readelf: adjust for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/mbox/"},{"id":113617,"url":"https://patchwork.plctlab.org/api/1.2/patches/113617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:26","name":"[10/12] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/mbox/"},{"id":113620,"url":"https://patchwork.plctlab.org/api/1.2/patches/113620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:27","name":"[11/12] doc: sframe: add details about alignment in the SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/mbox/"},{"id":113621,"url":"https://patchwork.plctlab.org/api/1.2/patches/113621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:28","name":"[12/12] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/mbox/"},{"id":113643,"url":"https://patchwork.plctlab.org/api/1.2/patches/113643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/","msgid":"<20230628010634.1147958-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T01:06:34","name":"PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/mbox/"},{"id":113816,"url":"https://patchwork.plctlab.org/api/1.2/patches/113816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:58","name":"[v5,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/mbox/"},{"id":113815,"url":"https://patchwork.plctlab.org/api/1.2/patches/113815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:59","name":"[v5,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/mbox/"},{"id":113817,"url":"https://patchwork.plctlab.org/api/1.2/patches/113817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:00","name":"[v5,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/mbox/"},{"id":113818,"url":"https://patchwork.plctlab.org/api/1.2/patches/113818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:01","name":"[v5,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/mbox/"},{"id":113820,"url":"https://patchwork.plctlab.org/api/1.2/patches/113820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:02","name":"[v5,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/mbox/"},{"id":113821,"url":"https://patchwork.plctlab.org/api/1.2/patches/113821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:03","name":"[v5,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/mbox/"},{"id":113857,"url":"https://patchwork.plctlab.org/api/1.2/patches/113857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/","msgid":"<20230628131311.3895731-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T13:13:11","name":"[v2] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/mbox/"},{"id":114109,"url":"https://patchwork.plctlab.org/api/1.2/patches/114109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/","msgid":"<20230628231610.220112-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T23:16:10","name":"[v2] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/mbox/"},{"id":114173,"url":"https://patchwork.plctlab.org/api/1.2/patches/114173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:23","name":"[v6,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/mbox/"},{"id":114170,"url":"https://patchwork.plctlab.org/api/1.2/patches/114170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:24","name":"[v6,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/mbox/"},{"id":114175,"url":"https://patchwork.plctlab.org/api/1.2/patches/114175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:25","name":"[v6,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/mbox/"},{"id":114171,"url":"https://patchwork.plctlab.org/api/1.2/patches/114171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:26","name":"[v6,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/mbox/"},{"id":114172,"url":"https://patchwork.plctlab.org/api/1.2/patches/114172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:27","name":"[v6,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/mbox/"},{"id":114176,"url":"https://patchwork.plctlab.org/api/1.2/patches/114176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:28","name":"[v6,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/mbox/"},{"id":114174,"url":"https://patchwork.plctlab.org/api/1.2/patches/114174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:29","name":"[v6,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/mbox/"},{"id":114246,"url":"https://patchwork.plctlab.org/api/1.2/patches/114246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/","msgid":"<20230629090831.2579210-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-29T09:08:31","name":"LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/mbox/"},{"id":114357,"url":"https://patchwork.plctlab.org/api/1.2/patches/114357/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:58","name":"[v7,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/mbox/"},{"id":114359,"url":"https://patchwork.plctlab.org/api/1.2/patches/114359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:59","name":"[v7,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/mbox/"},{"id":114356,"url":"https://patchwork.plctlab.org/api/1.2/patches/114356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:00","name":"[v7,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/mbox/"},{"id":114363,"url":"https://patchwork.plctlab.org/api/1.2/patches/114363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:01","name":"[v7,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/mbox/"},{"id":114362,"url":"https://patchwork.plctlab.org/api/1.2/patches/114362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:02","name":"[v7,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/mbox/"},{"id":114360,"url":"https://patchwork.plctlab.org/api/1.2/patches/114360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:03","name":"[v7,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/mbox/"},{"id":114364,"url":"https://patchwork.plctlab.org/api/1.2/patches/114364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:04","name":"[v7,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/mbox/"},{"id":114368,"url":"https://patchwork.plctlab.org/api/1.2/patches/114368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/","msgid":"<20230629171839.573187-2-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:26","name":"[01/14] Add support for the Zvbb ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/mbox/"},{"id":114371,"url":"https://patchwork.plctlab.org/api/1.2/patches/114371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/","msgid":"<20230629171839.573187-3-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:27","name":"[02/14] Add support for the Zvbc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/mbox/"},{"id":114374,"url":"https://patchwork.plctlab.org/api/1.2/patches/114374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/","msgid":"<20230629171839.573187-4-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:28","name":"[03/14] Add support for the Zvkg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/mbox/"},{"id":114369,"url":"https://patchwork.plctlab.org/api/1.2/patches/114369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/","msgid":"<20230629171839.573187-5-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:29","name":"[04/14] Add support for the Zvkned ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/mbox/"},{"id":114373,"url":"https://patchwork.plctlab.org/api/1.2/patches/114373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/","msgid":"<20230629171839.573187-6-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:30","name":"[05/14] Add support for the Zvknh[a,b] ISA extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/mbox/"},{"id":114376,"url":"https://patchwork.plctlab.org/api/1.2/patches/114376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/","msgid":"<20230629171839.573187-7-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:31","name":"[06/14] Add support for the Zvksed ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/mbox/"},{"id":114370,"url":"https://patchwork.plctlab.org/api/1.2/patches/114370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/","msgid":"<20230629171839.573187-8-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:32","name":"[07/14] Adds support for the Zvksh ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/mbox/"},{"id":114377,"url":"https://patchwork.plctlab.org/api/1.2/patches/114377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/","msgid":"<20230629171839.573187-9-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:33","name":"[08/14] Add support for the Zvkn ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/mbox/"},{"id":114381,"url":"https://patchwork.plctlab.org/api/1.2/patches/114381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/","msgid":"<20230629171839.573187-10-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:34","name":"[09/14] Allow nested implications for extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/mbox/"},{"id":114382,"url":"https://patchwork.plctlab.org/api/1.2/patches/114382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/","msgid":"<20230629171839.573187-11-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:35","name":"[10/14] Add support for the Zvkng ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/mbox/"},{"id":114372,"url":"https://patchwork.plctlab.org/api/1.2/patches/114372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/","msgid":"<20230629171839.573187-12-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:36","name":"[11/14] Add support for the Zvks ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/mbox/"},{"id":114375,"url":"https://patchwork.plctlab.org/api/1.2/patches/114375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/","msgid":"<20230629171839.573187-13-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:37","name":"[12/14] Add support for the Zvksg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/mbox/"},{"id":114378,"url":"https://patchwork.plctlab.org/api/1.2/patches/114378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/","msgid":"<20230629171839.573187-14-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:38","name":"[13/14] Add support for the Zvknc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/mbox/"},{"id":114383,"url":"https://patchwork.plctlab.org/api/1.2/patches/114383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/","msgid":"<20230629171839.573187-15-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:39","name":"[14/14] Add support for the Zvksc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/mbox/"},{"id":114391,"url":"https://patchwork.plctlab.org/api/1.2/patches/114391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/","msgid":"<20230629182618.2351051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T18:26:18","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/mbox/"},{"id":114494,"url":"https://patchwork.plctlab.org/api/1.2/patches/114494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:23","name":"[COMMITTED] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/mbox/"},{"id":114496,"url":"https://patchwork.plctlab.org/api/1.2/patches/114496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:24","name":"[COMMITTED] sframe: bfd: gas: ld: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/mbox/"},{"id":114492,"url":"https://patchwork.plctlab.org/api/1.2/patches/114492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:25","name":"[COMMITTED] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/mbox/"},{"id":114491,"url":"https://patchwork.plctlab.org/api/1.2/patches/114491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:26","name":"[COMMITTED] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/mbox/"},{"id":114538,"url":"https://patchwork.plctlab.org/api/1.2/patches/114538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/","msgid":"<20230630025308.3258293-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-30T02:53:08","name":"gprofng: fix data race","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":114543,"url":"https://patchwork.plctlab.org/api/1.2/patches/114543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:42","name":"[v1,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/mbox/"},{"id":114544,"url":"https://patchwork.plctlab.org/api/1.2/patches/114544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:43","name":"[v1,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/mbox/"},{"id":114557,"url":"https://patchwork.plctlab.org/api/1.2/patches/114557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/","msgid":"<20230630051451.1867944-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T05:14:51","name":"ld: Use [list ] syntax to define run_tests in indirect.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/mbox/"},{"id":114580,"url":"https://patchwork.plctlab.org/api/1.2/patches/114580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/","msgid":"<20230630060757.2006878-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:07:57","name":"ld: Use run_host_cmd_yesno in indirect.exp instead of catch exec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/mbox/"},{"id":114592,"url":"https://patchwork.plctlab.org/api/1.2/patches/114592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/","msgid":"<20230630064559.2282365-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:45:59","name":"MIPS: N64, mark .interp as INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/mbox/"},{"id":114606,"url":"https://patchwork.plctlab.org/api/1.2/patches/114606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-06-30T07:53:13","name":"Add the .seh_ifrepeat and .seh_ifnrepeat directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/mbox/"},{"id":114625,"url":"https://patchwork.plctlab.org/api/1.2/patches/114625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:15","name":"[v2,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/mbox/"},{"id":114627,"url":"https://patchwork.plctlab.org/api/1.2/patches/114627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:16","name":"[v2,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/mbox/"},{"id":114639,"url":"https://patchwork.plctlab.org/api/1.2/patches/114639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/","msgid":"<878rc1707w.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-30T09:45:07","name":"Commit: Fix used before initialised warnings from Clang 16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/mbox/"},{"id":114709,"url":"https://patchwork.plctlab.org/api/1.2/patches/114709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/","msgid":"<20230630123259.1900571-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-30T12:32:59","name":"opcodes/loongarch: Mark address offset operands of LVZ/LBT insns as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/mbox/"},{"id":114726,"url":"https://patchwork.plctlab.org/api/1.2/patches/114726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/","msgid":"<20230630134436.1237733-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:44:36","name":"[aarch64] sme: Core file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/mbox/"},{"id":114727,"url":"https://patchwork.plctlab.org/api/1.2/patches/114727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/","msgid":"<20230630134519.1237879-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:45:19","name":"[aarch64] sme2: Teach binutils/BFD about the NT_ARM_ZT register set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/mbox/"},{"id":26,"url":"https://patchwork.plctlab.org/api/1.2/bundles/26/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-07","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":114893,"url":"https://patchwork.plctlab.org/api/1.2/patches/114893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:11","name":"[v5,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/mbox/"},{"id":114888,"url":"https://patchwork.plctlab.org/api/1.2/patches/114888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:12","name":"[v5,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/mbox/"},{"id":114896,"url":"https://patchwork.plctlab.org/api/1.2/patches/114896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:13","name":"[v5,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/mbox/"},{"id":114889,"url":"https://patchwork.plctlab.org/api/1.2/patches/114889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:14","name":"[v5,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/mbox/"},{"id":114890,"url":"https://patchwork.plctlab.org/api/1.2/patches/114890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:15","name":"[v5,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/mbox/"},{"id":114899,"url":"https://patchwork.plctlab.org/api/1.2/patches/114899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:16","name":"[v5,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/mbox/"},{"id":114892,"url":"https://patchwork.plctlab.org/api/1.2/patches/114892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:17","name":"[v5,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/mbox/"},{"id":114895,"url":"https://patchwork.plctlab.org/api/1.2/patches/114895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:18","name":"[v5,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/mbox/"},{"id":114901,"url":"https://patchwork.plctlab.org/api/1.2/patches/114901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:19","name":"[v5,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/mbox/"},{"id":114894,"url":"https://patchwork.plctlab.org/api/1.2/patches/114894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:20","name":"[v5,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/mbox/"},{"id":114897,"url":"https://patchwork.plctlab.org/api/1.2/patches/114897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:21","name":"[v5,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/mbox/"},{"id":114903,"url":"https://patchwork.plctlab.org/api/1.2/patches/114903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:22","name":"[v5,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/mbox/"},{"id":114898,"url":"https://patchwork.plctlab.org/api/1.2/patches/114898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:23","name":"[v5,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/mbox/"},{"id":114900,"url":"https://patchwork.plctlab.org/api/1.2/patches/114900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:24","name":"[v5,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/mbox/"},{"id":114902,"url":"https://patchwork.plctlab.org/api/1.2/patches/114902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:25","name":"[v5,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/mbox/"},{"id":114949,"url":"https://patchwork.plctlab.org/api/1.2/patches/114949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:50","name":"[v6,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/mbox/"},{"id":114952,"url":"https://patchwork.plctlab.org/api/1.2/patches/114952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:51","name":"[v6,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/mbox/"},{"id":114955,"url":"https://patchwork.plctlab.org/api/1.2/patches/114955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:52","name":"[v6,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/mbox/"},{"id":114958,"url":"https://patchwork.plctlab.org/api/1.2/patches/114958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:53","name":"[v6,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/mbox/"},{"id":114953,"url":"https://patchwork.plctlab.org/api/1.2/patches/114953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:54","name":"[v6,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/mbox/"},{"id":114950,"url":"https://patchwork.plctlab.org/api/1.2/patches/114950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:55","name":"[v6,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/mbox/"},{"id":114956,"url":"https://patchwork.plctlab.org/api/1.2/patches/114956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:56","name":"[v6,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/mbox/"},{"id":114954,"url":"https://patchwork.plctlab.org/api/1.2/patches/114954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:57","name":"[v6,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/mbox/"},{"id":114960,"url":"https://patchwork.plctlab.org/api/1.2/patches/114960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:58","name":"[v6,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/mbox/"},{"id":114951,"url":"https://patchwork.plctlab.org/api/1.2/patches/114951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:59","name":"[v6,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/mbox/"},{"id":114962,"url":"https://patchwork.plctlab.org/api/1.2/patches/114962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:00","name":"[v6,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/mbox/"},{"id":114957,"url":"https://patchwork.plctlab.org/api/1.2/patches/114957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:01","name":"[v6,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/mbox/"},{"id":114963,"url":"https://patchwork.plctlab.org/api/1.2/patches/114963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:02","name":"[v6,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/mbox/"},{"id":114961,"url":"https://patchwork.plctlab.org/api/1.2/patches/114961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:03","name":"[v6,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/mbox/"},{"id":114964,"url":"https://patchwork.plctlab.org/api/1.2/patches/114964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:04","name":"[v6,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/mbox/"},{"id":115075,"url":"https://patchwork.plctlab.org/api/1.2/patches/115075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/","msgid":"<20230702101422.762791-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T10:14:22","name":"LoongArch: gas: Fix shared builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/mbox/"},{"id":115076,"url":"https://patchwork.plctlab.org/api/1.2/patches/115076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:16:07","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/mbox/"},{"id":115077,"url":"https://patchwork.plctlab.org/api/1.2/patches/115077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:18:31","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/mbox/"},{"id":115083,"url":"https://patchwork.plctlab.org/api/1.2/patches/115083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:52","name":"[1/2] binutils: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/mbox/"},{"id":115082,"url":"https://patchwork.plctlab.org/api/1.2/patches/115082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:53","name":"[2/2] gas: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/mbox/"},{"id":115188,"url":"https://patchwork.plctlab.org/api/1.2/patches/115188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/","msgid":"<20230703044321.2951358-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T04:43:21","name":"ld: fix plugin tests for MIPS PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/mbox/"},{"id":115284,"url":"https://patchwork.plctlab.org/api/1.2/patches/115284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/","msgid":"<20230703101047.2589341-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-03T10:10:47","name":"RISC-V: Zvkh[a,b]: Remove individual instruction class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/mbox/"},{"id":115301,"url":"https://patchwork.plctlab.org/api/1.2/patches/115301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/","msgid":"<20230703103647.3162351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:36:47","name":"MIPS: Don'\''t __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/mbox/"},{"id":115305,"url":"https://patchwork.plctlab.org/api/1.2/patches/115305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/","msgid":"<20230703105034.3163572-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:50:34","name":"[v2] MIPS: Don'\''t move __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/mbox/"},{"id":115445,"url":"https://patchwork.plctlab.org/api/1.2/patches/115445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/","msgid":"<20230703181052.41059-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-03T18:10:52","name":"[Committed] IBM Z: Fix pcrel relocs for symA-symB expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/mbox/"},{"id":115692,"url":"https://patchwork.plctlab.org/api/1.2/patches/115692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/","msgid":"<20230704102703.650038-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:02","name":"[committed,1/2] arc: Update neg<.f> 0,b encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/mbox/"},{"id":115691,"url":"https://patchwork.plctlab.org/api/1.2/patches/115691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/","msgid":"<20230704102703.650038-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:03","name":"[committed,2/2] arc: Update default target CPU to match GCC defaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/mbox/"},{"id":115742,"url":"https://patchwork.plctlab.org/api/1.2/patches/115742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/","msgid":"<20230704121832.222400-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-04T12:18:32","name":"Align linkerscript symbols according to ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/mbox/"},{"id":115827,"url":"https://patchwork.plctlab.org/api/1.2/patches/115827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:18:32","name":"[01/10] x86: fold certain legacy/VEX table entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/mbox/"},{"id":115828,"url":"https://patchwork.plctlab.org/api/1.2/patches/115828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/","msgid":"<18221c8c-4d6e-f0f1-3738-785023be1268@suse.com>","list_archive_url":null,"date":"2023-07-04T15:19:53","name":"[02/10] x86: fold legacy/VEX {,V}MOV{H,L}* entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/mbox/"},{"id":115829,"url":"https://patchwork.plctlab.org/api/1.2/patches/115829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/","msgid":"<46594eee-305a-8913-c407-806158fbbe8f@suse.com>","list_archive_url":null,"date":"2023-07-04T15:20:35","name":"[03/10] x86: {,V}MOVNT* don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/mbox/"},{"id":115830,"url":"https://patchwork.plctlab.org/api/1.2/patches/115830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/","msgid":"<02a1aabf-4759-009b-5718-f567ed39b81c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:02","name":"[04/10] x86: misc further memory-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/mbox/"},{"id":115832,"url":"https://patchwork.plctlab.org/api/1.2/patches/115832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/","msgid":"<96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:38","name":"[05/10] x86: SIMD shift-by-immediate don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/mbox/"},{"id":115834,"url":"https://patchwork.plctlab.org/api/1.2/patches/115834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:22:06","name":"[06/10] x86: slightly rework handling of some register-only insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/mbox/"},{"id":115835,"url":"https://patchwork.plctlab.org/api/1.2/patches/115835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/","msgid":"<25535360-ad14-8ed2-bd86-b96f97306e43@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:31","name":"[07/10] x86: various operations on mask registers can avoid going through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/mbox/"},{"id":115833,"url":"https://patchwork.plctlab.org/api/1.2/patches/115833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/","msgid":"<54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:59","name":"[08/10] x86: misc further register-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/mbox/"},{"id":115837,"url":"https://patchwork.plctlab.org/api/1.2/patches/115837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:23:25","name":"[09/10] x86: convert 0FXOP to just XOP in enumerator names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/mbox/"},{"id":115836,"url":"https://patchwork.plctlab.org/api/1.2/patches/115836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/","msgid":"<126aeaee-40ae-34aa-5e30-9579264d6336@suse.com>","list_archive_url":null,"date":"2023-07-04T15:24:08","name":"[10/10] x86: simplify table-referencing macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/mbox/"},{"id":116027,"url":"https://patchwork.plctlab.org/api/1.2/patches/116027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/","msgid":"<20230705084213.91043-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-07-05T08:42:13","name":"[RISC-V] Fix the valid gp range for gp relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/mbox/"},{"id":116978,"url":"https://patchwork.plctlab.org/api/1.2/patches/116978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/","msgid":"<20230707054306.2810080-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-07T05:43:06","name":"[v3] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/mbox/"},{"id":117059,"url":"https://patchwork.plctlab.org/api/1.2/patches/117059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/","msgid":"<20230707101024.2863421-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-07T10:10:24","name":"[committed] arc: Update/Add ARCv3 support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/mbox/"},{"id":117125,"url":"https://patchwork.plctlab.org/api/1.2/patches/117125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-07T12:01:07","name":"ld: fix build with old glibc / gcc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/mbox/"},{"id":117135,"url":"https://patchwork.plctlab.org/api/1.2/patches/117135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/","msgid":"<88c2fb96-185d-ae27-c025-ed025ed54641@suse.com>","list_archive_url":null,"date":"2023-07-07T13:47:35","name":"ld/PDB: fix off-by-1 in add_globals_ref()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/mbox/"},{"id":117306,"url":"https://patchwork.plctlab.org/api/1.2/patches/117306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/","msgid":"<878rbrgzoz.fsf@gmail.com>","list_archive_url":null,"date":"2023-07-07T21:47:48","name":"objdump: Round ASCII art lines in jump visualization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/mbox/"},{"id":117387,"url":"https://patchwork.plctlab.org/api/1.2/patches/117387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/","msgid":"<20230708053035.528911-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-08T05:30:35","name":"[v4] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/mbox/"},{"id":118315,"url":"https://patchwork.plctlab.org/api/1.2/patches/118315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/","msgid":"<20230711083214.689474-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-11T08:32:14","name":"[v2] RISC-V: Support Zca/f/d extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/mbox/"},{"id":118324,"url":"https://patchwork.plctlab.org/api/1.2/patches/118324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:30","name":"[1/2] LoongArch: bfd: Remove elf_seg_map condition in loongarch_elf_relax_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/mbox/"},{"id":118325,"url":"https://patchwork.plctlab.org/api/1.2/patches/118325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:31","name":"[2/2] LoongArch: bfd: Add counter to get real relax region","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/mbox/"},{"id":118766,"url":"https://patchwork.plctlab.org/api/1.2/patches/118766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:38:28","name":".noinit and .persistent alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/mbox/"},{"id":118767,"url":"https://patchwork.plctlab.org/api/1.2/patches/118767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:39:51","name":".noinit and .persistent for msp430","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/mbox/"},{"id":118801,"url":"https://patchwork.plctlab.org/api/1.2/patches/118801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T03:54:33","name":"Support NEXT_SECTION in ALIGNOF and SIZEOF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/mbox/"},{"id":119149,"url":"https://patchwork.plctlab.org/api/1.2/patches/119149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/","msgid":"<20230712124036.3385283-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-12T12:40:36","name":"[v2] RISC-V: Supports Zcb extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/mbox/"},{"id":119190,"url":"https://patchwork.plctlab.org/api/1.2/patches/119190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-07-12T13:56:54","name":"Let '\''^'\'' through the lexer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/mbox/"},{"id":119481,"url":"https://patchwork.plctlab.org/api/1.2/patches/119481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/","msgid":"<62b68369-0d02-3472-bbe6-cb627661252e@oracle.com>","list_archive_url":null,"date":"2023-07-13T02:35:06","name":"Patch for version.texi?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/mbox/"},{"id":119567,"url":"https://patchwork.plctlab.org/api/1.2/patches/119567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:32:59","name":"[1/5] Support Intel AVX-VNNI-INT16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/mbox/"},{"id":119565,"url":"https://patchwork.plctlab.org/api/1.2/patches/119565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:00","name":"[2/5] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/mbox/"},{"id":119563,"url":"https://patchwork.plctlab.org/api/1.2/patches/119563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:01","name":"[3/5] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/mbox/"},{"id":119566,"url":"https://patchwork.plctlab.org/api/1.2/patches/119566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:02","name":"[4/5] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/mbox/"},{"id":119562,"url":"https://patchwork.plctlab.org/api/1.2/patches/119562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:03","name":"[5/5] Support Intel PBNDKB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/mbox/"},{"id":119993,"url":"https://patchwork.plctlab.org/api/1.2/patches/119993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/","msgid":"<20230713153738.2638727-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-13T15:37:38","name":"gprofng: 30602 [2.41] gprofng test hangs on i686-linux-gnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":120205,"url":"https://patchwork.plctlab.org/api/1.2/patches/120205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:34:41","name":"AIX_WEAK_SUPPORT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/mbox/"},{"id":120206,"url":"https://patchwork.plctlab.org/api/1.2/patches/120206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:20","name":"More tidies to objcopy archive handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/mbox/"},{"id":120207,"url":"https://patchwork.plctlab.org/api/1.2/patches/120207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:48","name":"Fix loongarch build with gcc-4.5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/mbox/"},{"id":120208,"url":"https://patchwork.plctlab.org/api/1.2/patches/120208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:36:51","name":"Make the default gas symbol hash table larger","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/mbox/"},{"id":120326,"url":"https://patchwork.plctlab.org/api/1.2/patches/120326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/","msgid":"<2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com>","list_archive_url":null,"date":"2023-07-14T08:22:56","name":"'\''make pdf'\'' fails due to: [PATCH] Let '\''^'\'' through the lexer]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/mbox/"},{"id":120394,"url":"https://patchwork.plctlab.org/api/1.2/patches/120394/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/","msgid":"<40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:17","name":"[1/2] x86: simplify disassembly of LAR/LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/mbox/"},{"id":120395,"url":"https://patchwork.plctlab.org/api/1.2/patches/120395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/","msgid":"<7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:39","name":"[2/2] x86: adjust disassembly of insns operating on selector values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/mbox/"},{"id":120981,"url":"https://patchwork.plctlab.org/api/1.2/patches/120981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-16T23:07:57","name":"PR10957, Missing option to really print section+offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/mbox/"},{"id":121117,"url":"https://patchwork.plctlab.org/api/1.2/patches/121117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:28","name":"[1/2] LoongArch: Fix instruction immediate bug caused by sign-extend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/mbox/"},{"id":121118,"url":"https://patchwork.plctlab.org/api/1.2/patches/121118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:29","name":"[2/2] LoongArch: Fix immediate overflow check bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/mbox/"},{"id":121130,"url":"https://patchwork.plctlab.org/api/1.2/patches/121130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/","msgid":"<20230717084146.7978-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-07-17T08:41:46","name":"[gdb/build] Fix Wlto-type-mismatch in opcodes/ft32-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/mbox/"},{"id":121835,"url":"https://patchwork.plctlab.org/api/1.2/patches/121835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/","msgid":"<20230718075412.1304548-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T07:54:12","name":"[v2] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/mbox/"},{"id":121848,"url":"https://patchwork.plctlab.org/api/1.2/patches/121848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/","msgid":"<20230718080915.1391780-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:09:15","name":"[v2] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/mbox/"},{"id":121854,"url":"https://patchwork.plctlab.org/api/1.2/patches/121854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/","msgid":"<20230718081358.1394673-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:13:58","name":"[v2] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/mbox/"},{"id":122353,"url":"https://patchwork.plctlab.org/api/1.2/patches/122353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:07","name":"gas 32-bit host compile warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/mbox/"},{"id":122354,"url":"https://patchwork.plctlab.org/api/1.2/patches/122354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:45","name":"Build all the objdump extensions with --enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/mbox/"},{"id":122355,"url":"https://patchwork.plctlab.org/api/1.2/patches/122355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:41:25","name":"Tidy binutils configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/mbox/"},{"id":122356,"url":"https://patchwork.plctlab.org/api/1.2/patches/122356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:42:10","name":"[GOLD,PowerPC64] Debug info relocation overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/mbox/"},{"id":122359,"url":"https://patchwork.plctlab.org/api/1.2/patches/122359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/","msgid":"<20230719021721.776961-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-19T02:17:21","name":"LoongArch: ld: Simplify inserting IRELATIVE relocations to .rela.dyn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/mbox/"},{"id":122541,"url":"https://patchwork.plctlab.org/api/1.2/patches/122541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/","msgid":"<0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org>","list_archive_url":null,"date":"2023-07-19T10:54:58","name":"objcopy embeds the current time and ignores SOURCE_DATE_EPOCH making the output unreproducible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/mbox/"},{"id":123087,"url":"https://patchwork.plctlab.org/api/1.2/patches/123087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/","msgid":"<20230720083213.2280286-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-20T08:32:13","name":"Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/mbox/"},{"id":123319,"url":"https://patchwork.plctlab.org/api/1.2/patches/123319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2023-07-20T14:39:14","name":"xtensa: add dynconfig option for ld/gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/mbox/"},{"id":123564,"url":"https://patchwork.plctlab.org/api/1.2/patches/123564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/","msgid":"<20230721053218.16817-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-07-21T05:32:18","name":"RISC-V: Fix wrongly inserted IRELATIVE relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/mbox/"},{"id":123611,"url":"https://patchwork.plctlab.org/api/1.2/patches/123611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/","msgid":"<32719c54-c66a-384e-d570-ebefe607e3e9@suse.com>","list_archive_url":null,"date":"2023-07-21T07:12:50","name":"[RFC] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/mbox/"},{"id":123632,"url":"https://patchwork.plctlab.org/api/1.2/patches/123632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:50","name":"[1/7] kvx: Add bf files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/mbox/"},{"id":123627,"url":"https://patchwork.plctlab.org/api/1.2/patches/123627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:51","name":"[2/7] kvx: Add binutils files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/mbox/"},{"id":123629,"url":"https://patchwork.plctlab.org/api/1.2/patches/123629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:53","name":"[4/7] kvx: Add ld files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/mbox/"},{"id":123635,"url":"https://patchwork.plctlab.org/api/1.2/patches/123635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-6-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:54","name":"[5/7] kvx: Add include files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/mbox/"},{"id":123631,"url":"https://patchwork.plctlab.org/api/1.2/patches/123631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:56","name":"[7/7] kvx: Add toplevel files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/mbox/"},{"id":123757,"url":"https://patchwork.plctlab.org/api/1.2/patches/123757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/","msgid":"<20230721103336.22880-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T10:33:36","name":"[COMMITTED] DesCGENization of the BPF binutils port","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/mbox/"},{"id":123835,"url":"https://patchwork.plctlab.org/api/1.2/patches/123835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/","msgid":"<20230721124052.1374-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T12:40:52","name":"[COMMITTED] bpf: add missing bpf-dis.c to opcodes/Makefile.am","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/mbox/"},{"id":123913,"url":"https://patchwork.plctlab.org/api/1.2/patches/123913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/","msgid":"","list_archive_url":null,"date":"2023-07-21T15:16:20","name":"[1/1] gas: add new command line option --no-group-check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/mbox/"},{"id":123924,"url":"https://patchwork.plctlab.org/api/1.2/patches/123924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/","msgid":"<20230721152656.4122973-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-21T15:26:56","name":"NEWS: record mips*64 CPU name and -gnuabi64 ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/mbox/"},{"id":124044,"url":"https://patchwork.plctlab.org/api/1.2/patches/124044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/","msgid":"<20230721175855.6460-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T17:58:55","name":"bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/mbox/"},{"id":124045,"url":"https://patchwork.plctlab.org/api/1.2/patches/124045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/","msgid":"<20230721180158.8573-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:01:58","name":"[COMMITTED,1/2] bpf: opcodes, gas: support for signed register move V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/mbox/"},{"id":124046,"url":"https://patchwork.plctlab.org/api/1.2/patches/124046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/","msgid":"<20230721180220.8632-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:02:20","name":"[COMMITTED,2/2] bpf: opcodes, gas: support for signed load V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/mbox/"},{"id":124061,"url":"https://patchwork.plctlab.org/api/1.2/patches/124061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/","msgid":"<20230721185459.7125-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:54:59","name":"[v2] bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/mbox/"},{"id":124567,"url":"https://patchwork.plctlab.org/api/1.2/patches/124567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/","msgid":"<20230723232249.15739-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-23T23:22:49","name":"bpf: add support for jal/gotol jump instruction with 32-bit target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/mbox/"},{"id":124569,"url":"https://patchwork.plctlab.org/api/1.2/patches/124569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/","msgid":"<20230724001401.2253-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:14:01","name":"[COMMITTED] bpf: gas, opcodes: fix pseudoc syntax for MOVS* and LDXS* insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/mbox/"},{"id":124571,"url":"https://patchwork.plctlab.org/api/1.2/patches/124571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/","msgid":"<20230724005651.15597-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:56:51","name":"[COMMITTED] bpf: gas, include, opcode: add suppor for instructions BSWAP{16, 32, 64}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/mbox/"},{"id":124583,"url":"https://patchwork.plctlab.org/api/1.2/patches/124583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/","msgid":"<18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T02:52:16","name":"RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124611,"url":"https://patchwork.plctlab.org/api/1.2/patches/124611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/","msgid":"<20230724052442.498966-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T05:24:42","name":"RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/mbox/"},{"id":124618,"url":"https://patchwork.plctlab.org/api/1.2/patches/124618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:51","name":"[1/2] RISC-V: Prohibit the '\''Zcf'\'' extension on RV64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124619,"url":"https://patchwork.plctlab.org/api/1.2/patches/124619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:52","name":"[2/2] RISC-V: Implications from '\''Zc[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124661,"url":"https://patchwork.plctlab.org/api/1.2/patches/124661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/","msgid":"<20230724074904.637833-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T07:49:04","name":"RISC-V: Add '\''Zacas'\'' extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/mbox/"},{"id":125259,"url":"https://patchwork.plctlab.org/api/1.2/patches/125259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/","msgid":"<695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T01:56:28","name":"[1/1] RISC-V: Enable RVC on \".option arch, +zca\" etc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125263,"url":"https://patchwork.plctlab.org/api/1.2/patches/125263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:44","name":"[1/2] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125264,"url":"https://patchwork.plctlab.org/api/1.2/patches/125264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:45","name":"[2/2] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125265,"url":"https://patchwork.plctlab.org/api/1.2/patches/125265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T02:35:10","name":"[v2] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125496,"url":"https://patchwork.plctlab.org/api/1.2/patches/125496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/","msgid":"<20230725104738.8619-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-25T10:47:38","name":"RISC-V: Remove redundant RVV opcode definitions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/mbox/"},{"id":125567,"url":"https://patchwork.plctlab.org/api/1.2/patches/125567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T12:19:34","name":"[1/1] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/mbox/"},{"id":125798,"url":"https://patchwork.plctlab.org/api/1.2/patches/125798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/","msgid":"<20230725203805.9376-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:38:05","name":"bpf: Update atomic instruction pseudo-C syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/mbox/"},{"id":125799,"url":"https://patchwork.plctlab.org/api/1.2/patches/125799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/","msgid":"<20230725204142.9462-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:41:42","name":"bpf: Add atomic compare-and-exchange instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/mbox/"},{"id":125800,"url":"https://patchwork.plctlab.org/api/1.2/patches/125800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/","msgid":"<20230725204435.9560-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:44:35","name":"bpf: accept # as an inline comment char","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/mbox/"},{"id":125996,"url":"https://patchwork.plctlab.org/api/1.2/patches/125996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/","msgid":"<12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T00:05:53","name":"[v4,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126009,"url":"https://patchwork.plctlab.org/api/1.2/patches/126009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:17","name":"Regen bpf opcodes POTFILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/mbox/"},{"id":126010,"url":"https://patchwork.plctlab.org/api/1.2/patches/126010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:43","name":"bpf: format not a string literal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/mbox/"},{"id":126011,"url":"https://patchwork.plctlab.org/api/1.2/patches/126011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:43:56","name":"Don'\''t warn on .attach_to_group to same group","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/mbox/"},{"id":126013,"url":"https://patchwork.plctlab.org/api/1.2/patches/126013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:15","name":"[GOLD] reporting local symbol names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/mbox/"},{"id":126014,"url":"https://patchwork.plctlab.org/api/1.2/patches/126014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:57","name":"PR30657, gprof heap buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/mbox/"},{"id":126031,"url":"https://patchwork.plctlab.org/api/1.2/patches/126031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/","msgid":"<5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T01:51:15","name":"RISC-V: Add actual '\''Zvkt'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126042,"url":"https://patchwork.plctlab.org/api/1.2/patches/126042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/","msgid":"<20230726032206.494326-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T03:22:06","name":"RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/mbox/"},{"id":126208,"url":"https://patchwork.plctlab.org/api/1.2/patches/126208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:21","name":"[v2,1/2] RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/mbox/"},{"id":126207,"url":"https://patchwork.plctlab.org/api/1.2/patches/126207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:22","name":"[2/2] RISC-V: Support Zcmp cm.mv instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/mbox/"},{"id":126233,"url":"https://patchwork.plctlab.org/api/1.2/patches/126233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/","msgid":"<20230726094059.25399-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T09:40:59","name":"[COMMITTED] bpf: fix register NEG[32] instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/mbox/"},{"id":126342,"url":"https://patchwork.plctlab.org/api/1.2/patches/126342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/","msgid":"<20230726130342.12119-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T13:03:42","name":"[COMMITTED] bpf: gas: add negi and neg32i tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/mbox/"},{"id":126575,"url":"https://patchwork.plctlab.org/api/1.2/patches/126575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:19","name":"[RFC,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126576,"url":"https://patchwork.plctlab.org/api/1.2/patches/126576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:20","name":"[RFC,2/3] RISC-V: Add complex implications from '\''C'\''+'\''[DF]'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126577,"url":"https://patchwork.plctlab.org/api/1.2/patches/126577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"<8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-27T00:30:21","name":"[RFC,3/3] RISC-V: \".option norvc\" to disable '\''C'\'' and subsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126719,"url":"https://patchwork.plctlab.org/api/1.2/patches/126719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/","msgid":"<20230727071550.1814187-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-27T07:15:50","name":"Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/mbox/"},{"id":126884,"url":"https://patchwork.plctlab.org/api/1.2/patches/126884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:07","name":"[1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/mbox/"},{"id":126885,"url":"https://patchwork.plctlab.org/api/1.2/patches/126885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:08","name":"[2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/mbox/"},{"id":126984,"url":"https://patchwork.plctlab.org/api/1.2/patches/126984/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:09:22","name":"sh: uninitialised sh_operand_info.type in get_specific","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/mbox/"},{"id":126985,"url":"https://patchwork.plctlab.org/api/1.2/patches/126985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:10:19","name":"/DISCARD/ in ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/mbox/"},{"id":127033,"url":"https://patchwork.plctlab.org/api/1.2/patches/127033/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/","msgid":"<20230727154405.3013782-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-27T15:44:05","name":"gprofng: create a list of available views","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":127060,"url":"https://patchwork.plctlab.org/api/1.2/patches/127060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-07-27T16:48:24","name":"RISC-V: Do not gp relax against an ABS symbol if it is far away.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":127297,"url":"https://patchwork.plctlab.org/api/1.2/patches/127297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T03:37:34","name":"[COMMITTED] Fix typo in riscv-dis.c comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127316,"url":"https://patchwork.plctlab.org/api/1.2/patches/127316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:39:56","name":"coff/pe/xcoff and --extract-symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/mbox/"},{"id":127317,"url":"https://patchwork.plctlab.org/api/1.2/patches/127317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:40:27","name":"Fix recent x86 pe/coff testsuite regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/mbox/"},{"id":127318,"url":"https://patchwork.plctlab.org/api/1.2/patches/127318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:41:05","name":"ldscripts/empty-address vs. xcoff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/mbox/"},{"id":127320,"url":"https://patchwork.plctlab.org/api/1.2/patches/127320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:32","name":"[committed,01/16] Revert \"MIPS: support mips*64 as CPU and gnuabi64 as ABI\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/mbox/"},{"id":127321,"url":"https://patchwork.plctlab.org/api/1.2/patches/127321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:38","name":"[committed,02/16] MIPS/LD: Include n64 `.interp'\'' with INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/mbox/"},{"id":127322,"url":"https://patchwork.plctlab.org/api/1.2/patches/127322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:42","name":"[committed,03/16] MIPS/GAS/testsuite: Disable compact EH #7 tests with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/mbox/"},{"id":127325,"url":"https://patchwork.plctlab.org/api/1.2/patches/127325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:47","name":"[committed,04/16] MIPS/LD/testsuite: Fix unaligned JALX failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/mbox/"},{"id":127327,"url":"https://patchwork.plctlab.org/api/1.2/patches/127327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:51","name":"[committed,05/16] MIPS/LD/testsuite: Fix JALR relaxation test failure with IRIX 6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/mbox/"},{"id":127323,"url":"https://patchwork.plctlab.org/api/1.2/patches/127323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:55","name":"[committed,06/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with IRIX targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/mbox/"},{"id":127331,"url":"https://patchwork.plctlab.org/api/1.2/patches/127331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:02","name":"[committed,07/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/mbox/"},{"id":127324,"url":"https://patchwork.plctlab.org/api/1.2/patches/127324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:07","name":"[committed,08/16] MIPS/LD/testsuite: Run `got-dump-1'\'' for o32/n32 ABIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/mbox/"},{"id":127326,"url":"https://patchwork.plctlab.org/api/1.2/patches/127326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:12","name":"[committed,09/16] MIPS/GAS/testsuite: Force o32 for tests expecting 32-bit addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/mbox/"},{"id":127329,"url":"https://patchwork.plctlab.org/api/1.2/patches/127329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:16","name":"[committed,10/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test n64 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/mbox/"},{"id":127328,"url":"https://patchwork.plctlab.org/api/1.2/patches/127328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:20","name":"[committed,11/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test IRIX 6 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/mbox/"},{"id":127330,"url":"https://patchwork.plctlab.org/api/1.2/patches/127330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:24","name":"[committed,12/16] testsuite: Also discard the `.MIPS.options'\'' section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/mbox/"},{"id":127333,"url":"https://patchwork.plctlab.org/api/1.2/patches/127333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:28","name":"[committed,13/16] MIPS/testsuite: Handle 64-bit addresses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/mbox/"},{"id":127334,"url":"https://patchwork.plctlab.org/api/1.2/patches/127334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:33","name":"[committed,14/16] testsuite: Handle composed R_MIPS_NONE relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/mbox/"},{"id":127335,"url":"https://patchwork.plctlab.org/api/1.2/patches/127335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:37","name":"[committed,15/16] MIPS/GAS/testsuite: Fix n64 compact EH failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/mbox/"},{"id":127332,"url":"https://patchwork.plctlab.org/api/1.2/patches/127332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:42","name":"[committed,16/16] MIPS: Support `-gnuabi64'\'' target triplet suffix for 64-bit Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/mbox/"},{"id":127491,"url":"https://patchwork.plctlab.org/api/1.2/patches/127491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T09:52:32","name":"gas: amend X_unsigned uses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/mbox/"},{"id":127697,"url":"https://patchwork.plctlab.org/api/1.2/patches/127697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/","msgid":"<20230728152042.401562-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T15:20:34","name":"ld: Fix test failures with --enable-textrel-check=error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/mbox/"},{"id":127730,"url":"https://patchwork.plctlab.org/api/1.2/patches/127730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/","msgid":"<20230728162440.32565-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-28T16:24:40","name":"[COMMITTED] bpf: gas: support relaxation of V4 jump instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/mbox/"},{"id":127831,"url":"https://patchwork.plctlab.org/api/1.2/patches/127831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/","msgid":"<20230728185504.2455308-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T18:55:01","name":"ld: fix typo in --enable-warn-rwx-segments help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/mbox/"},{"id":127957,"url":"https://patchwork.plctlab.org/api/1.2/patches/127957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-29T01:56:18","name":"[REVIEW,ONLY,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127958,"url":"https://patchwork.plctlab.org/api/1.2/patches/127958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:19","name":"[REVIEW,ONLY,2/3] MOCK: RISC-V: Add '\''Zce'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127959,"url":"https://patchwork.plctlab.org/api/1.2/patches/127959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:20","name":"[REVIEW,ONLY,3/3] MOCK: RISC-V: Tests for '\''Zce'\'' implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128259,"url":"https://patchwork.plctlab.org/api/1.2/patches/128259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/","msgid":"<20230730190907.22720-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T19:09:07","name":"[COMMITTED] bpf: gas: add field overflow checking to the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/mbox/"},{"id":128281,"url":"https://patchwork.plctlab.org/api/1.2/patches/128281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/","msgid":"<20230730204712.10563-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T20:47:12","name":"[COMMITTED] bpf: include, bfd, opcodes: add EF_BPF_CPUVER ELF header flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/mbox/"},{"id":128555,"url":"https://patchwork.plctlab.org/api/1.2/patches/128555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/","msgid":"<55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-31T10:25:03","name":"[COMMITTED] RISC-V: Fix typo in the test case name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128692,"url":"https://patchwork.plctlab.org/api/1.2/patches/128692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/","msgid":"<20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com>","list_archive_url":null,"date":"2023-07-31T13:44:22","name":"gas: rework timestamp preservation on doc/asconfig.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/mbox/"},{"id":28,"url":"https://patchwork.plctlab.org/api/1.2/bundles/28/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-08","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":128888,"url":"https://patchwork.plctlab.org/api/1.2/patches/128888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/","msgid":"<20230731223140.3343971-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-07-31T22:31:40","name":"gprofng: Fix build with 64bit file offset on 32bit machines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/mbox/"},{"id":129513,"url":"https://patchwork.plctlab.org/api/1.2/patches/129513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:27:59","name":"Don'\''t declare xmalloc or xrealloc in bucomm.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/mbox/"},{"id":129514,"url":"https://patchwork.plctlab.org/api/1.2/patches/129514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:29:06","name":"Don'\''t declare xmalloc and others in ldmisc.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/mbox/"},{"id":129965,"url":"https://patchwork.plctlab.org/api/1.2/patches/129965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/","msgid":"<20230802164720.519587-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-08-02T16:47:20","name":"Remove PEI_HEADERS define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/mbox/"},{"id":130219,"url":"https://patchwork.plctlab.org/api/1.2/patches/130219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/","msgid":"<92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:03:51","name":"[1/1] RISC-V: Imply '\''Zicsr'\'' from '\''Zve32x'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130222,"url":"https://patchwork.plctlab.org/api/1.2/patches/130222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:53","name":"[REVIEW,ONLY,1/4] UNRATIFIED RISC-V: Add '\''Zfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130223,"url":"https://patchwork.plctlab.org/api/1.2/patches/130223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:54","name":"[REVIEW,ONLY,2/4] UNRATIFIED RISC-V: Add '\''Zvfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130227,"url":"https://patchwork.plctlab.org/api/1.2/patches/130227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:55","name":"[REVIEW,ONLY,3/4] UNRATIFIED RISC-V: Add '\''Zvfbfwma'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130226,"url":"https://patchwork.plctlab.org/api/1.2/patches/130226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:56","name":"[REVIEW,ONLY,4/4] RISC-V: Tentative \".bfloat16\" assembly support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130237,"url":"https://patchwork.plctlab.org/api/1.2/patches/130237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T01:19:19","name":"RISC-V: Remove support for non-existing '\''Zve32d'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130312,"url":"https://patchwork.plctlab.org/api/1.2/patches/130312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T06:00:03","name":"RISC-V: Add support for '\''Zvfh'\'' and '\''Zvfhmin'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130313,"url":"https://patchwork.plctlab.org/api/1.2/patches/130313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/","msgid":"<8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T06:00:56","name":"RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130371,"url":"https://patchwork.plctlab.org/api/1.2/patches/130371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/","msgid":"<860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T08:04:11","name":"[v2] RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130501,"url":"https://patchwork.plctlab.org/api/1.2/patches/130501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:42:25","name":"objdump, nm: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/mbox/"},{"id":130502,"url":"https://patchwork.plctlab.org/api/1.2/patches/130502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:01","name":"cris: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/mbox/"},{"id":130506,"url":"https://patchwork.plctlab.org/api/1.2/patches/130506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:42","name":"wrstabs: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/mbox/"},{"id":130509,"url":"https://patchwork.plctlab.org/api/1.2/patches/130509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:11","name":"dlltool: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/mbox/"},{"id":130504,"url":"https://patchwork.plctlab.org/api/1.2/patches/130504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:39","name":"resrc: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/mbox/"},{"id":130514,"url":"https://patchwork.plctlab.org/api/1.2/patches/130514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:11","name":"gprof: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/mbox/"},{"id":130507,"url":"https://patchwork.plctlab.org/api/1.2/patches/130507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:37","name":"ld: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/mbox/"},{"id":130510,"url":"https://patchwork.plctlab.org/api/1.2/patches/130510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:03","name":"xtensa: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/mbox/"},{"id":130512,"url":"https://patchwork.plctlab.org/api/1.2/patches/130512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:40","name":"arm: sanitizer stringop-overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/mbox/"},{"id":130515,"url":"https://patchwork.plctlab.org/api/1.2/patches/130515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:11","name":"cris: sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/mbox/"},{"id":130517,"url":"https://patchwork.plctlab.org/api/1.2/patches/130517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:37","name":"binutils sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/mbox/"},{"id":130521,"url":"https://patchwork.plctlab.org/api/1.2/patches/130521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:48:17","name":"readelf sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/mbox/"},{"id":130524,"url":"https://patchwork.plctlab.org/api/1.2/patches/130524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/","msgid":"<20230803115107.63736-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-08-03T11:51:07","name":"RISC-V: Use tp as gp when no TLS is used.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/mbox/"},{"id":130844,"url":"https://patchwork.plctlab.org/api/1.2/patches/130844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/","msgid":"<20230803203339.822435-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-03T20:33:39","name":"gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":131007,"url":"https://patchwork.plctlab.org/api/1.2/patches/131007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:03","name":"PR30697, ppc32 mix of local-dynamic and global-dynamic TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/mbox/"},{"id":131008,"url":"https://patchwork.plctlab.org/api/1.2/patches/131008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:32","name":"ppc: sanity check writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/mbox/"},{"id":131118,"url":"https://patchwork.plctlab.org/api/1.2/patches/131118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/","msgid":"<190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com>","list_archive_url":null,"date":"2023-08-04T11:48:40","name":"[v2] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/mbox/"},{"id":131128,"url":"https://patchwork.plctlab.org/api/1.2/patches/131128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-04T12:00:57","name":"RISC-V: move various alias entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/mbox/"},{"id":131235,"url":"https://patchwork.plctlab.org/api/1.2/patches/131235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/","msgid":"<0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com>","list_archive_url":null,"date":"2023-08-04T16:18:06","name":"as: Fix typo in manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/mbox/"},{"id":131556,"url":"https://patchwork.plctlab.org/api/1.2/patches/131556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-06T01:53:10","name":"RISC-V: Fix opcode entries of \"vmsge{,u}.vx\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131668,"url":"https://patchwork.plctlab.org/api/1.2/patches/131668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/","msgid":"<1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-07T05:13:08","name":"RISC-V: Support extension version number 0.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131694,"url":"https://patchwork.plctlab.org/api/1.2/patches/131694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/","msgid":"<296de87b-cb6d-004e-bedc-d509c6361080@suse.com>","list_archive_url":null,"date":"2023-08-07T07:00:08","name":"RISC-V: move comment describing rules for riscv_opcodes[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/mbox/"},{"id":131805,"url":"https://patchwork.plctlab.org/api/1.2/patches/131805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/","msgid":"<20230807111029.2320238-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:04","name":"[01/45] *: Regenerate autoconf and aclocal files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/mbox/"},{"id":131802,"url":"https://patchwork.plctlab.org/api/1.2/patches/131802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/","msgid":"<20230807111029.2320238-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:05","name":"[02/45] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/mbox/"},{"id":131808,"url":"https://patchwork.plctlab.org/api/1.2/patches/131808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/","msgid":"<20230807111029.2320238-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:06","name":"[03/45] c++: source position of lambda captures [PR84471]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/mbox/"},{"id":131823,"url":"https://patchwork.plctlab.org/api/1.2/patches/131823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/","msgid":"<20230807111029.2320238-5-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:07","name":"[04/45] Updated constants from ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/mbox/"},{"id":131803,"url":"https://patchwork.plctlab.org/api/1.2/patches/131803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/","msgid":"<20230807111029.2320238-6-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:08","name":"[05/45] LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/mbox/"},{"id":131813,"url":"https://patchwork.plctlab.org/api/1.2/patches/131813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/","msgid":"<20230807111029.2320238-7-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:09","name":"[06/45] Darwin : Update libtool and dependencies for Darwin20 [PR97865]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/mbox/"},{"id":131812,"url":"https://patchwork.plctlab.org/api/1.2/patches/131812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/","msgid":"<20230807111029.2320238-8-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:10","name":"[07/45] configure: Do not build the ununsed libffi shared library.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/mbox/"},{"id":131830,"url":"https://patchwork.plctlab.org/api/1.2/patches/131830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/","msgid":"<20230807111029.2320238-9-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:11","name":"[08/45] configure: When host-shared, pass --with-pic to in-tree lib configs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/mbox/"},{"id":131821,"url":"https://patchwork.plctlab.org/api/1.2/patches/131821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/","msgid":"<20230807111029.2320238-10-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:12","name":"[09/45] configure: Implement --enable-host-pie","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/mbox/"},{"id":131817,"url":"https://patchwork.plctlab.org/api/1.2/patches/131817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/","msgid":"<20230807111029.2320238-11-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:13","name":"[10/45] configure: Only create serdep.tmp if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/mbox/"},{"id":131826,"url":"https://patchwork.plctlab.org/api/1.2/patches/131826/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/","msgid":"<20230807111029.2320238-12-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:14","name":"[11/45] configure, Darwin: Ensure overrides to host-pie are passed to gcc configure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/mbox/"},{"id":131838,"url":"https://patchwork.plctlab.org/api/1.2/patches/131838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/","msgid":"<20230807111029.2320238-13-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:15","name":"[12/45] Remove support for Intel MIC offloading","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/mbox/"},{"id":131869,"url":"https://patchwork.plctlab.org/api/1.2/patches/131869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/","msgid":"<20230807111029.2320238-14-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:16","name":"[13/45] configure: use OBJDUMP determined by libtool [PR95648]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/mbox/"},{"id":131860,"url":"https://patchwork.plctlab.org/api/1.2/patches/131860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/","msgid":"<20230807111029.2320238-15-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:17","name":"[14/45] configure: Account CXXFLAGS in gcc-plugin.m4.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/mbox/"},{"id":131840,"url":"https://patchwork.plctlab.org/api/1.2/patches/131840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/","msgid":"<20230807111029.2320238-16-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:18","name":"[15/45] Add TFLAGS to gcc'\''s GCC_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/mbox/"},{"id":131850,"url":"https://patchwork.plctlab.org/api/1.2/patches/131850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/","msgid":"<20230807111029.2320238-17-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:19","name":"[16/45] Merge modula-2 front end onto gcc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/mbox/"},{"id":131870,"url":"https://patchwork.plctlab.org/api/1.2/patches/131870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/","msgid":"<20230807111029.2320238-18-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:20","name":"[17/45] sync toplevel with GCC: drop 32b PA-RISC on HPUX in GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/mbox/"},{"id":131847,"url":"https://patchwork.plctlab.org/api/1.2/patches/131847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/","msgid":"<20230807111029.2320238-19-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:21","name":"[18/45] Fix PR bootstrap/102389: --with-build-config=bootstrap-lto is broken","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/mbox/"},{"id":131828,"url":"https://patchwork.plctlab.org/api/1.2/patches/131828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/","msgid":"<20230807111029.2320238-20-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:22","name":"[19/45] gcc: Add '\''mcf'\'' thread model support from mcfgthread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/mbox/"},{"id":131829,"url":"https://patchwork.plctlab.org/api/1.2/patches/131829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/","msgid":"<20230807111029.2320238-21-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:23","name":"[20/45] Darwin, config: Revise host config fragment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/mbox/"},{"id":131843,"url":"https://patchwork.plctlab.org/api/1.2/patches/131843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/","msgid":"<20230807111029.2320238-22-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:24","name":"[21/45] configure: Allow host fragments to react to --enable-host-shared.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/mbox/"},{"id":131873,"url":"https://patchwork.plctlab.org/api/1.2/patches/131873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/","msgid":"<20230807111029.2320238-23-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:25","name":"[22/45] mh-mingw: Set __USE_MINGW_ACCESS in missed C++ flags variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/mbox/"},{"id":131839,"url":"https://patchwork.plctlab.org/api/1.2/patches/131839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/","msgid":"<20230807111029.2320238-24-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:26","name":"[23/45] mh-mingw: drop unused BOOT_CXXFLAGS variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/mbox/"},{"id":131842,"url":"https://patchwork.plctlab.org/api/1.2/patches/131842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/","msgid":"<20230807111029.2320238-25-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:27","name":"[24/45] config-ml.in: Suppress output from multi-do recipes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/mbox/"},{"id":131939,"url":"https://patchwork.plctlab.org/api/1.2/patches/131939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/","msgid":"<20230807111029.2320238-26-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:28","name":"[25/45] Add D front-end, libphobos library, and D2 testsuite.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/mbox/"},{"id":131851,"url":"https://patchwork.plctlab.org/api/1.2/patches/131851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/","msgid":"<20230807111029.2320238-27-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:29","name":"[26/45] MSP430: Add -fno-exceptions multilib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/mbox/"},{"id":131879,"url":"https://patchwork.plctlab.org/api/1.2/patches/131879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/","msgid":"<20230807111029.2320238-28-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:30","name":"[27/45] gcc: xtensa: add XCHAL_HAVE_{CLAMPS, DEPBITS, EXCLUSIVE, XEA3} to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/mbox/"},{"id":131857,"url":"https://patchwork.plctlab.org/api/1.2/patches/131857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/","msgid":"<20230807111029.2320238-29-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:31","name":"[28/45] gcc: xtensa: add data alignment properties to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/mbox/"},{"id":131883,"url":"https://patchwork.plctlab.org/api/1.2/patches/131883/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/","msgid":"<20230807111029.2320238-30-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:32","name":"[29/45] toplevel: reconcile few divergences with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/mbox/"},{"id":131844,"url":"https://patchwork.plctlab.org/api/1.2/patches/131844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/","msgid":"<20230807111029.2320238-31-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:33","name":"[30/45] Generic configury support for shared libs on VxWorks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/mbox/"},{"id":131861,"url":"https://patchwork.plctlab.org/api/1.2/patches/131861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/","msgid":"<20230807111029.2320238-32-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:34","name":"[31/45] Fix hppa64-hpux11 build to remove source paths from embedded path.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/mbox/"},{"id":131884,"url":"https://patchwork.plctlab.org/api/1.2/patches/131884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/","msgid":"<20230807111029.2320238-33-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:35","name":"[32/45] libtool.m4: Sort output of '\''find'\'' to enable deterministic builds.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/mbox/"},{"id":131846,"url":"https://patchwork.plctlab.org/api/1.2/patches/131846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/","msgid":"<20230807111029.2320238-34-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:36","name":"[33/45,ARM/FDPIC,v6,02/24,ARM] FDPIC: Handle arm*-*-uclinuxfdpiceabi in configure scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/mbox/"},{"id":131845,"url":"https://patchwork.plctlab.org/api/1.2/patches/131845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/","msgid":"<20230807111029.2320238-35-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:37","name":"[34/45] Do not use HAVE_DOS_BASED_FILE_SYSTEM for Cygwin.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/mbox/"},{"id":131864,"url":"https://patchwork.plctlab.org/api/1.2/patches/131864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/","msgid":"<20230807111029.2320238-36-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:38","name":"[35/45] Makefile.def: drop remnants of unused libelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/mbox/"},{"id":131891,"url":"https://patchwork.plctlab.org/api/1.2/patches/131891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/","msgid":"<20230807111029.2320238-37-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:39","name":"[36/45] d: Import dmd b8384668f, druntime e6caaab9, phobos 5ab9ad256 (v2.098.0-beta.1)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/mbox/"},{"id":131876,"url":"https://patchwork.plctlab.org/api/1.2/patches/131876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/","msgid":"<20230807111029.2320238-38-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:40","name":"[37/45] Collect both user and kernel events for autofdo tests and autoprofiledbootstrap","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/mbox/"},{"id":131887,"url":"https://patchwork.plctlab.org/api/1.2/patches/131887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/","msgid":"<20230807111029.2320238-39-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:41","name":"[38/45] Fix collection and processing of autoprofile data for target libs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/mbox/"},{"id":131881,"url":"https://patchwork.plctlab.org/api/1.2/patches/131881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/","msgid":"<20230807111029.2320238-40-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:42","name":"[39/45] Fix autoprofiledbootstrap build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/mbox/"},{"id":131867,"url":"https://patchwork.plctlab.org/api/1.2/patches/131867/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/","msgid":"<20230807111029.2320238-41-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:43","name":"[40/45] Disable warnings as errors for STAGEautofeedback.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/mbox/"},{"id":131848,"url":"https://patchwork.plctlab.org/api/1.2/patches/131848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/","msgid":"<20230807111029.2320238-42-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:44","name":"[41/45] Revert \"Fix PR 67102: Add libstdc++ dependancy to libffi\" [PR67102]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/mbox/"},{"id":131892,"url":"https://patchwork.plctlab.org/api/1.2/patches/131892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/","msgid":"<20230807111029.2320238-43-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:45","name":"[42/45] PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/mbox/"},{"id":131885,"url":"https://patchwork.plctlab.org/api/1.2/patches/131885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/","msgid":"<20230807111029.2320238-44-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:46","name":"[43/45] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/mbox/"},{"id":131871,"url":"https://patchwork.plctlab.org/api/1.2/patches/131871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/","msgid":"<20230807111029.2320238-45-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:47","name":"[44/45] Use substituted GDCFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/mbox/"},{"id":131894,"url":"https://patchwork.plctlab.org/api/1.2/patches/131894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/","msgid":"<20230807111029.2320238-46-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:48","name":"[45/45] toplevel: Substitute GDCFLAGS instead of using CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/mbox/"},{"id":132289,"url":"https://patchwork.plctlab.org/api/1.2/patches/132289/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/","msgid":"<20230807172603.33596-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-07T17:26:03","name":"ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/mbox/"},{"id":132464,"url":"https://patchwork.plctlab.org/api/1.2/patches/132464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/","msgid":"<77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T00:24:04","name":"[v3,1/1] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132471,"url":"https://patchwork.plctlab.org/api/1.2/patches/132471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/","msgid":"<20230808012403.1650515-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:23:59","name":"[1/2] ld: Fix relocatable.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/mbox/"},{"id":132472,"url":"https://patchwork.plctlab.org/api/1.2/patches/132472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/","msgid":"<20230808012403.1650515-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:24:00","name":"[2/2] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/mbox/"},{"id":132498,"url":"https://patchwork.plctlab.org/api/1.2/patches/132498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"<3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T03:17:45","name":"[RFC,1/2] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132499,"url":"https://patchwork.plctlab.org/api/1.2/patches/132499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T03:17:46","name":"[RFC,2/2] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132505,"url":"https://patchwork.plctlab.org/api/1.2/patches/132505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:16:42","name":"RISC-V: Prohibit combination of '\''E'\'' and '\''H'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132506,"url":"https://patchwork.plctlab.org/api/1.2/patches/132506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:36:27","name":"RISC-V: Update ratified '\''Ztso'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132519,"url":"https://patchwork.plctlab.org/api/1.2/patches/132519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:17","name":"[1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/mbox/"},{"id":132520,"url":"https://patchwork.plctlab.org/api/1.2/patches/132520/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:18","name":"[2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/mbox/"},{"id":132524,"url":"https://patchwork.plctlab.org/api/1.2/patches/132524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/","msgid":"<780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com>","list_archive_url":null,"date":"2023-08-08T13:09:21","name":"[GAS] aarch64: Enable Cortex-A520 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/mbox/"},{"id":132526,"url":"https://patchwork.plctlab.org/api/1.2/patches/132526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-08-08T14:18:39","name":"Add basic support for RISC-V 64-bit EFI objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/mbox/"},{"id":132966,"url":"https://patchwork.plctlab.org/api/1.2/patches/132966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:13","name":"PR30724, cygwin ld performance regression since 014a602b86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/mbox/"},{"id":132968,"url":"https://patchwork.plctlab.org/api/1.2/patches/132968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:56","name":"Add ld makefile dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/mbox/"},{"id":132969,"url":"https://patchwork.plctlab.org/api/1.2/patches/132969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:25:01","name":"Rename bfd_bread and bfd_bwrite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/mbox/"},{"id":133014,"url":"https://patchwork.plctlab.org/api/1.2/patches/133014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:38","name":"[v1,1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/mbox/"},{"id":133015,"url":"https://patchwork.plctlab.org/api/1.2/patches/133015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:39","name":"[v1,2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/mbox/"},{"id":133140,"url":"https://patchwork.plctlab.org/api/1.2/patches/133140/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/","msgid":"<20230809093028.562674-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T09:30:28","name":"readelf -d RELASZ excludes .rela.plt size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/mbox/"},{"id":133301,"url":"https://patchwork.plctlab.org/api/1.2/patches/133301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/","msgid":"<4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com>","list_archive_url":null,"date":"2023-08-09T15:25:02","name":"gas: purge md_elf_section_word()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/mbox/"},{"id":133380,"url":"https://patchwork.plctlab.org/api/1.2/patches/133380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/","msgid":"<20230809175337.1108580-1-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-09T17:53:38","name":"Re-map value of NT_RISCV_CSR to not collide with the value of NT_RISCV_VECTOR in Linux kernel header file '\''include/uapi/linux/elf.h'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/mbox/"},{"id":133439,"url":"https://patchwork.plctlab.org/api/1.2/patches/133439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/","msgid":"<20230809191612.12464-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-09T19:16:12","name":"bpf: use w regs in 32-bit non-fetch atomic pseudo-c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/mbox/"},{"id":133660,"url":"https://patchwork.plctlab.org/api/1.2/patches/133660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/","msgid":"<20230810022140.3030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-10T02:21:40","name":"Make sure DW_CFA_advance_loc4 is in the same frag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/mbox/"},{"id":133676,"url":"https://patchwork.plctlab.org/api/1.2/patches/133676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:33:46","name":"warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/mbox/"},{"id":133678,"url":"https://patchwork.plctlab.org/api/1.2/patches/133678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:36:41","name":"gdb: warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/mbox/"},{"id":133701,"url":"https://patchwork.plctlab.org/api/1.2/patches/133701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T06:13:24","name":"sim --enable-cgen-maint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/mbox/"},{"id":134150,"url":"https://patchwork.plctlab.org/api/1.2/patches/134150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184828.3014191-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:28","name":"[1/2] gprofng: fix typos in get_realpath() and check_executable()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134152,"url":"https://patchwork.plctlab.org/api/1.2/patches/134152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184849.3014338-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:48","name":"[2/2] gprofng: pass gprofng location to gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134237,"url":"https://patchwork.plctlab.org/api/1.2/patches/134237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-2-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:21","name":"[v2,1/2] Reset note name of NT_RISCV_CSR to \"GDB\" to be consistent with the intent described in commit db6092f3aec43ea4d10efc5ff74274f04cdc0ad6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/mbox/"},{"id":134236,"url":"https://patchwork.plctlab.org/api/1.2/patches/134236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-3-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:22","name":"[v2,2/2] Propagate NT_RISCV_VECTOR from Linux kernel headers to binutils. The value is identical to pre-existing NT_RISCV_CSR but the note names different (NT_RISCV_CSR is \"GDB\" and NT_RISCV_VECTOR is \"CORE\")","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/mbox/"},{"id":134285,"url":"https://patchwork.plctlab.org/api/1.2/patches/134285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:12","name":"[REVIEW,ONLY,1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134286,"url":"https://patchwork.plctlab.org/api/1.2/patches/134286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:13","name":"[REVIEW,ONLY,2/2] UNRATIFIED RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134307,"url":"https://patchwork.plctlab.org/api/1.2/patches/134307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-11T04:17:33","name":"[v4] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134354,"url":"https://patchwork.plctlab.org/api/1.2/patches/134354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/","msgid":"<3d540eef-9167-1559-9414-111e6c23498d@suse.com>","list_archive_url":null,"date":"2023-08-11T08:07:50","name":"gas: make S_IS_LOCAL() and S_IS_EXTERNAL() exclusive of one another","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/mbox/"},{"id":134356,"url":"https://patchwork.plctlab.org/api/1.2/patches/134356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/","msgid":"<20230811081040.20681-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-11T08:10:40","name":"LoongArch: Enable gas sort relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/mbox/"},{"id":134490,"url":"https://patchwork.plctlab.org/api/1.2/patches/134490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/","msgid":"<57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com>","list_archive_url":null,"date":"2023-08-11T13:16:21","name":"PPC: remove indirection from struct pd_reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/mbox/"},{"id":134491,"url":"https://patchwork.plctlab.org/api/1.2/patches/134491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/","msgid":"<5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com>","list_archive_url":null,"date":"2023-08-11T13:18:30","name":"RISC-V: remove indirection from register tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/mbox/"},{"id":134557,"url":"https://patchwork.plctlab.org/api/1.2/patches/134557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/","msgid":"<1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com>","list_archive_url":null,"date":"2023-08-11T15:10:56","name":"[Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/mbox/"},{"id":134791,"url":"https://patchwork.plctlab.org/api/1.2/patches/134791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/","msgid":"<59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T01:51:02","name":"RISC-V: Add \"OP_P\" to .insn named opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134863,"url":"https://patchwork.plctlab.org/api/1.2/patches/134863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-12T10:31:37","name":"PR30715, VAX: md_create_long_jump","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/mbox/"},{"id":134906,"url":"https://patchwork.plctlab.org/api/1.2/patches/134906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/","msgid":"<846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T16:28:45","name":"RISC-V: Make \"fli.h\" available to '\''Zvfh'\'' + '\''Zfa'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/mbox/"},{"id":135114,"url":"https://patchwork.plctlab.org/api/1.2/patches/135114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/","msgid":"<20230814033336.441534-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-14T03:33:29","name":"ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/mbox/"},{"id":135158,"url":"https://patchwork.plctlab.org/api/1.2/patches/135158/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/","msgid":"<20230814064535.3228154-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-14T06:45:35","name":"[v2] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/mbox/"},{"id":135190,"url":"https://patchwork.plctlab.org/api/1.2/patches/135190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-14T08:05:11","name":"Remove fall-back prune_warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/mbox/"},{"id":135358,"url":"https://patchwork.plctlab.org/api/1.2/patches/135358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T11:56:53","name":"x86: remove indirection from bx[] and di_si[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/mbox/"},{"id":135438,"url":"https://patchwork.plctlab.org/api/1.2/patches/135438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/","msgid":"<61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com>","list_archive_url":null,"date":"2023-08-14T13:48:21","name":"[1/2] gas/ELF: allow \"inheriting\" section attributes and type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/mbox/"},{"id":135439,"url":"https://patchwork.plctlab.org/api/1.2/patches/135439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:48:56","name":"[2/2] gas/ELF: widen use of $dump_opts in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/mbox/"},{"id":135442,"url":"https://patchwork.plctlab.org/api/1.2/patches/135442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:51:43","name":"bfd: correct relocation handling for objcopy COFF -> ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/mbox/"},{"id":135648,"url":"https://patchwork.plctlab.org/api/1.2/patches/135648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/","msgid":"<20230815104821.41855-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T10:48:21","name":"MIPS: recoginze mipsisa64 as 64bit CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/mbox/"},{"id":135649,"url":"https://patchwork.plctlab.org/api/1.2/patches/135649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/","msgid":"<20230815111351.140551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T11:13:51","name":"MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/mbox/"},{"id":135676,"url":"https://patchwork.plctlab.org/api/1.2/patches/135676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-15T15:58:17","name":"[v2,Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/mbox/"},{"id":135696,"url":"https://patchwork.plctlab.org/api/1.2/patches/135696/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/","msgid":"<20230815194941.540603-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-15T19:49:41","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135713,"url":"https://patchwork.plctlab.org/api/1.2/patches/135713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/","msgid":"<20230816025135.613166-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-16T02:51:35","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135719,"url":"https://patchwork.plctlab.org/api/1.2/patches/135719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/","msgid":"<20230816044259.2675531-2-amerey@redhat.com>","list_archive_url":null,"date":"2023-08-16T04:42:52","name":"[1/7] config/debuginfod.m4: Add check for libdebuginfod 0.188","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/mbox/"},{"id":135787,"url":"https://patchwork.plctlab.org/api/1.2/patches/135787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-16T15:55:29","name":"[1/1,v2] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/mbox/"},{"id":135843,"url":"https://patchwork.plctlab.org/api/1.2/patches/135843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/","msgid":"<20230817034046.438336-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:40:46","name":"MIPS: fix readelf -S bintest test for N64 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/mbox/"},{"id":135844,"url":"https://patchwork.plctlab.org/api/1.2/patches/135844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/","msgid":"<20230817035805.551641-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:58:05","name":"MIPS: Fix binutils-all tests for r6 default triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/mbox/"},{"id":135845,"url":"https://patchwork.plctlab.org/api/1.2/patches/135845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/","msgid":"<20230817042005.2985898-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:19:44","name":"ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/mbox/"},{"id":135846,"url":"https://patchwork.plctlab.org/api/1.2/patches/135846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/","msgid":"<20230817042241.2987128-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:21:51","name":"ld: testsuite: adjust property-{3, 4{, a}, 5} test cases for glibc baseline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/mbox/"},{"id":135860,"url":"https://patchwork.plctlab.org/api/1.2/patches/135860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/","msgid":"<20230817080600.13169-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:00","name":"[COMMITTED] bpf: gas: consolidate handling of immediate overflows","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/mbox/"},{"id":135862,"url":"https://patchwork.plctlab.org/api/1.2/patches/135862/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/","msgid":"<20230817080641.13240-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:41","name":"[COMMITTED] gas: tc-sparc.c: undo spurious change in 5be1b787276d2adbe85ae7febc709ca517b62f08","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/mbox/"},{"id":135880,"url":"https://patchwork.plctlab.org/api/1.2/patches/135880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-17T12:25:36","name":"generated bfd files, and kvx regen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/mbox/"},{"id":135929,"url":"https://patchwork.plctlab.org/api/1.2/patches/135929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/","msgid":"<20230817180508.120318-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:05:04","name":"RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/mbox/"},{"id":135930,"url":"https://patchwork.plctlab.org/api/1.2/patches/135930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:34","name":"[1/4] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/mbox/"},{"id":135931,"url":"https://patchwork.plctlab.org/api/1.2/patches/135931/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:35","name":"[2/4] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/mbox/"},{"id":135932,"url":"https://patchwork.plctlab.org/api/1.2/patches/135932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:36","name":"[3/4] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/mbox/"},{"id":135933,"url":"https://patchwork.plctlab.org/api/1.2/patches/135933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:37","name":"[4/4] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/mbox/"},{"id":135980,"url":"https://patchwork.plctlab.org/api/1.2/patches/135980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/","msgid":"<20230818040710.62018-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-08-18T04:07:10","name":"[Committed] RISC-V: Report \"c or zca\" for INSN_CLASS_C when error reporting.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/mbox/"},{"id":135994,"url":"https://patchwork.plctlab.org/api/1.2/patches/135994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/","msgid":"<20230818090220.965655-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-18T09:02:20","name":"LoongArch: gas: Fix make check-gas crash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/mbox/"},{"id":136001,"url":"https://patchwork.plctlab.org/api/1.2/patches/136001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/","msgid":"<20230818095053.2340246-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-08-18T09:50:53","name":"MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/mbox/"},{"id":136082,"url":"https://patchwork.plctlab.org/api/1.2/patches/136082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/","msgid":"<20230819074518.2253226-1-shorne@gmail.com>","list_archive_url":null,"date":"2023-08-19T07:45:18","name":"sim: or1k: Eliminate dangerous RWX load segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/mbox/"},{"id":136262,"url":"https://patchwork.plctlab.org/api/1.2/patches/136262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:35","name":"[v2,1/4] MIPS: Use 64-bit ABIs by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/mbox/"},{"id":136263,"url":"https://patchwork.plctlab.org/api/1.2/patches/136263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:36","name":"[v2,2/4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/mbox/"},{"id":136264,"url":"https://patchwork.plctlab.org/api/1.2/patches/136264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:37","name":"[v2,3/4] Gold/MIPS: Drop mips*le triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/mbox/"},{"id":136265,"url":"https://patchwork.plctlab.org/api/1.2/patches/136265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:38","name":"[v2,4/4] Gold/MIPS: Add MIPS64 support for --eanble-targets option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/mbox/"},{"id":136284,"url":"https://patchwork.plctlab.org/api/1.2/patches/136284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:56","name":"[v3,1/2] Gold/MIPS: Improve MIPS support in configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/mbox/"},{"id":136285,"url":"https://patchwork.plctlab.org/api/1.2/patches/136285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:57","name":"[v3,2/2] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/mbox/"},{"id":136342,"url":"https://patchwork.plctlab.org/api/1.2/patches/136342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:05","name":"[1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136341,"url":"https://patchwork.plctlab.org/api/1.2/patches/136341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:06","name":"[2/2] RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136368,"url":"https://patchwork.plctlab.org/api/1.2/patches/136368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-21T10:42:55","name":"bfd_close_all_done bug and bfd_last_cache","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/mbox/"},{"id":136413,"url":"https://patchwork.plctlab.org/api/1.2/patches/136413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/","msgid":"<20230821170018.5704-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-21T17:00:18","name":"bpf: correct neg and neg32 instruction encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/mbox/"},{"id":136429,"url":"https://patchwork.plctlab.org/api/1.2/patches/136429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:03:13","name":"kvx-linux config","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/mbox/"},{"id":136430,"url":"https://patchwork.plctlab.org/api/1.2/patches/136430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:05:31","name":"kvx_dis_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/mbox/"},{"id":136443,"url":"https://patchwork.plctlab.org/api/1.2/patches/136443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T02:23:20","name":"objdump: file name table entry count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/mbox/"},{"id":136562,"url":"https://patchwork.plctlab.org/api/1.2/patches/136562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/","msgid":"<20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2023-08-22T16:01:42","name":"kvx: fix 32-bit build and validation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":136611,"url":"https://patchwork.plctlab.org/api/1.2/patches/136611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/","msgid":"<87wmxmu118.fsf@tromey.com>","list_archive_url":null,"date":"2023-08-22T23:09:55","name":"[gmane.comp.gdb.patches] Simplify definition of GUILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/mbox/"},{"id":136616,"url":"https://patchwork.plctlab.org/api/1.2/patches/136616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:37:20","name":"bfd_get_symbol_leading_char vs. \"\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/mbox/"},{"id":136617,"url":"https://patchwork.plctlab.org/api/1.2/patches/136617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:40:12","name":"bfd kvx formatting fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/mbox/"},{"id":136618,"url":"https://patchwork.plctlab.org/api/1.2/patches/136618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:42:03","name":"kvx bfd signed calculations and _bfd_kvx_elf_resolve_relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/mbox/"},{"id":136619,"url":"https://patchwork.plctlab.org/api/1.2/patches/136619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:43:08","name":"kvx: asan: out-of-bounds read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/mbox/"},{"id":136620,"url":"https://patchwork.plctlab.org/api/1.2/patches/136620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:44:37","name":"kvx: ubsan: integer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/mbox/"},{"id":136621,"url":"https://patchwork.plctlab.org/api/1.2/patches/136621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:46:04","name":"kvx: O_pseudo_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/mbox/"},{"id":136629,"url":"https://patchwork.plctlab.org/api/1.2/patches/136629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/","msgid":"<20230823033433.4008137-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-23T03:34:33","name":"[RFC,v3] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/mbox/"},{"id":136684,"url":"https://patchwork.plctlab.org/api/1.2/patches/136684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:20","name":"[1/4] kvx: remove kvx_elf64_linux_vec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/mbox/"},{"id":136685,"url":"https://patchwork.plctlab.org/api/1.2/patches/136685/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:21","name":"[2/4] kvx: fix handling of STB_GNU_UNIQUE symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/mbox/"},{"id":136681,"url":"https://patchwork.plctlab.org/api/1.2/patches/136681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:22","name":"[3/4] kvx: use {u,}int32_t and {u,}int64_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/mbox/"},{"id":136682,"url":"https://patchwork.plctlab.org/api/1.2/patches/136682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:23","name":"[4/4] kvx: bfd/config.bfd & ld/configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/mbox/"},{"id":136693,"url":"https://patchwork.plctlab.org/api/1.2/patches/136693/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/","msgid":"<20230823154733.276739-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-23T15:47:33","name":"x86: Fix DT_JMPREL/DT_PLTRELSZ when relocs share a section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/mbox/"},{"id":136758,"url":"https://patchwork.plctlab.org/api/1.2/patches/136758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:22:56","name":"nds32, sh, kvx: DT_JMPREL/DT_PLTRELSZ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/mbox/"},{"id":136759,"url":"https://patchwork.plctlab.org/api/1.2/patches/136759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:23:37","name":"kvx: workaround gcc-4.5 bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/mbox/"},{"id":136810,"url":"https://patchwork.plctlab.org/api/1.2/patches/136810/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230824113249.1197514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-24T11:32:49","name":"libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136889,"url":"https://patchwork.plctlab.org/api/1.2/patches/136889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T02:03:35","name":"PR30794, PowerPC gold: internal error in add_output_section_to_load","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/mbox/"},{"id":136893,"url":"https://patchwork.plctlab.org/api/1.2/patches/136893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T03:23:29","name":"Should we require GNU make in binutils?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/mbox/"},{"id":136904,"url":"https://patchwork.plctlab.org/api/1.2/patches/136904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T06:33:32","name":"som: buffer overflow writing strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/mbox/"},{"id":136915,"url":"https://patchwork.plctlab.org/api/1.2/patches/136915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/","msgid":"<7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com>","list_archive_url":null,"date":"2023-08-25T12:44:47","name":"[1/5] x86: correct source used for two non-AVX512 VEXWIG tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/mbox/"},{"id":136917,"url":"https://patchwork.plctlab.org/api/1.2/patches/136917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/","msgid":"<4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com>","list_archive_url":null,"date":"2023-08-25T12:45:28","name":"[2/5] x86: rename CpuPCLMUL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/mbox/"},{"id":136919,"url":"https://patchwork.plctlab.org/api/1.2/patches/136919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-25T12:46:44","name":"[3/5] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/mbox/"},{"id":136918,"url":"https://patchwork.plctlab.org/api/1.2/patches/136918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/","msgid":"<999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:04","name":"[4/5] x86: unindent most of set_cpu_arch()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/mbox/"},{"id":136920,"url":"https://patchwork.plctlab.org/api/1.2/patches/136920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/","msgid":"<990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:45","name":"[5/5] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/mbox/"},{"id":136921,"url":"https://patchwork.plctlab.org/api/1.2/patches/136921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/","msgid":"<8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com>","list_archive_url":null,"date":"2023-08-25T12:49:39","name":"x86: drop Size64 from VMOVQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/mbox/"},{"id":136922,"url":"https://patchwork.plctlab.org/api/1.2/patches/136922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/","msgid":"<20230825150703.3414527-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-25T15:07:03","name":"gprofng: Set LD_LIBRARY_PATH, GPROFNG_SYSCONFDIR for all tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":136929,"url":"https://patchwork.plctlab.org/api/1.2/patches/136929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/","msgid":"<20230825165333.34510-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-25T16:53:34","name":"[v2] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136949,"url":"https://patchwork.plctlab.org/api/1.2/patches/136949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T23:50:16","name":"ld .deps/*.Pc files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/mbox/"},{"id":136950,"url":"https://patchwork.plctlab.org/api/1.2/patches/136950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:26:30","name":"ld STRINGIFY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/mbox/"},{"id":136951,"url":"https://patchwork.plctlab.org/api/1.2/patches/136951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:52:00","name":"opcodes i386 and ia64 gen file warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/mbox/"},{"id":136967,"url":"https://patchwork.plctlab.org/api/1.2/patches/136967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:42:34","name":"sanity check n_numaux","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/mbox/"},{"id":136968,"url":"https://patchwork.plctlab.org/api/1.2/patches/136968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:43:42","name":"Confusion in coff_object_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/mbox/"},{"id":136969,"url":"https://patchwork.plctlab.org/api/1.2/patches/136969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:48:58","name":"comdat_hash memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/mbox/"},{"id":136983,"url":"https://patchwork.plctlab.org/api/1.2/patches/136983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T12:02:57","name":"PE dos_message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/mbox/"},{"id":136997,"url":"https://patchwork.plctlab.org/api/1.2/patches/136997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:35","name":"[committed,1/6] Gold: Add targ_extra_little_endian to configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/mbox/"},{"id":137000,"url":"https://patchwork.plctlab.org/api/1.2/patches/137000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:36","name":"[committed,2/6] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/mbox/"},{"id":137001,"url":"https://patchwork.plctlab.org/api/1.2/patches/137001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:37","name":"[committed,3/6] Gold/MIPS: Drop mips*le/mips*el* triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/mbox/"},{"id":137002,"url":"https://patchwork.plctlab.org/api/1.2/patches/137002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:38","name":"[committed,4/6] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/mbox/"},{"id":136998,"url":"https://patchwork.plctlab.org/api/1.2/patches/136998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:39","name":"[committed,5/6] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/mbox/"},{"id":136999,"url":"https://patchwork.plctlab.org/api/1.2/patches/136999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:40","name":"[committed,6/6] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/mbox/"},{"id":137004,"url":"https://patchwork.plctlab.org/api/1.2/patches/137004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/","msgid":"<20230828043243.2243555-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T04:32:43","name":"GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/mbox/"},{"id":137036,"url":"https://patchwork.plctlab.org/api/1.2/patches/137036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-28T13:43:06","name":"COFF swap_aux_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/mbox/"},{"id":137104,"url":"https://patchwork.plctlab.org/api/1.2/patches/137104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/","msgid":"<20230829054210.80928-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-08-29T05:42:11","name":"download_prerequisites: New script port from GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137112,"url":"https://patchwork.plctlab.org/api/1.2/patches/137112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/","msgid":"<87zg2a41vu.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T09:46:29","name":"RFC: Supporting SOURCE_DATE_EPOCH in ar","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/mbox/"},{"id":137119,"url":"https://patchwork.plctlab.org/api/1.2/patches/137119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/","msgid":"<87wmxd50xj.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T15:21:44","name":"RFC: Top level configure: Require a minimum version 6.8 texinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/mbox/"},{"id":137130,"url":"https://patchwork.plctlab.org/api/1.2/patches/137130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/","msgid":"<0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-30T01:38:34","name":"[1/1] RISC-V: Make XVentanaCondOps RV64 only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137131,"url":"https://patchwork.plctlab.org/api/1.2/patches/137131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:54:34","name":"binutils/dwarf.c abbrev list leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/mbox/"},{"id":137135,"url":"https://patchwork.plctlab.org/api/1.2/patches/137135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:55:01","name":"objdump: Free sorted_syms on error path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/mbox/"},{"id":137174,"url":"https://patchwork.plctlab.org/api/1.2/patches/137174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/","msgid":"<20230830155508.549330-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T15:55:08","name":"elf: Check DT_SYMTAB only on non-IR object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/mbox/"},{"id":137176,"url":"https://patchwork.plctlab.org/api/1.2/patches/137176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/","msgid":"<20230830162836.2257576-2-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:32","name":"[RFC,1/2] Revert \"Simplify @node use in BFD documentation\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/mbox/"},{"id":137175,"url":"https://patchwork.plctlab.org/api/1.2/patches/137175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/","msgid":"<20230830162836.2257576-3-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:33","name":"[RFC,2/2] Remove libbfd.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/mbox/"},{"id":137177,"url":"https://patchwork.plctlab.org/api/1.2/patches/137177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/","msgid":"<20230830173149.757103-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T17:31:49","name":"elf: Don'\''t merge sections with different SHF_LINK_ORDER","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/mbox/"},{"id":137219,"url":"https://patchwork.plctlab.org/api/1.2/patches/137219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:34:52","name":"DEFAULT_BUFFERSIZE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/mbox/"},{"id":137220,"url":"https://patchwork.plctlab.org/api/1.2/patches/137220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:35:37","name":"libbfd.texi zero size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/mbox/"},{"id":137222,"url":"https://patchwork.plctlab.org/api/1.2/patches/137222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T03:21:54","name":"[v2,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137223,"url":"https://patchwork.plctlab.org/api/1.2/patches/137223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:55","name":"[v2,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137224,"url":"https://patchwork.plctlab.org/api/1.2/patches/137224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:56","name":"[v2,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137227,"url":"https://patchwork.plctlab.org/api/1.2/patches/137227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/","msgid":"<20230831051920.788490-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-08-31T05:19:20","name":"[committed] arc: Update elfarcv2 script template","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/mbox/"},{"id":137284,"url":"https://patchwork.plctlab.org/api/1.2/patches/137284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:07:14","name":"gas OBJ_PROCESS_STAB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/mbox/"},{"id":137285,"url":"https://patchwork.plctlab.org/api/1.2/patches/137285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:12:36","name":"gas init_stab_section and get_stab_string_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/mbox/"},{"id":137286,"url":"https://patchwork.plctlab.org/api/1.2/patches/137286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:13:07","name":"vms-alpha: Free memory on failure path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/mbox/"},{"id":29,"url":"https://patchwork.plctlab.org/api/1.2/bundles/29/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":137312,"url":"https://patchwork.plctlab.org/api/1.2/patches/137312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T15:44:45","name":"elf: Adjust PR ld/30791 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/mbox/"},{"id":137316,"url":"https://patchwork.plctlab.org/api/1.2/patches/137316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/","msgid":"<20230831160909.22898-1-nicolas.boulenguez@free.fr>","list_archive_url":null,"date":"2023-08-31T16:09:09","name":"[2/2] Apply CPPFLAGS_FOR_BUILD to bfd/chew, syslex_wrap and sysinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/mbox/"},{"id":137321,"url":"https://patchwork.plctlab.org/api/1.2/patches/137321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:31","name":"[v2,1/5] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/mbox/"},{"id":137322,"url":"https://patchwork.plctlab.org/api/1.2/patches/137322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:32","name":"[v2,2/5] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/mbox/"},{"id":137323,"url":"https://patchwork.plctlab.org/api/1.2/patches/137323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:33","name":"[v2,3/5] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/mbox/"},{"id":137324,"url":"https://patchwork.plctlab.org/api/1.2/patches/137324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:34","name":"[v2,4/5] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/mbox/"},{"id":137326,"url":"https://patchwork.plctlab.org/api/1.2/patches/137326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:35","name":"[v2,5/5] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/mbox/"},{"id":137363,"url":"https://patchwork.plctlab.org/api/1.2/patches/137363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:00","name":"[1/2] Use 32/64_PCREL to replace a pair of ADD32/64 and SUB32/64.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/mbox/"},{"id":137364,"url":"https://patchwork.plctlab.org/api/1.2/patches/137364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:01","name":"[2/2] Add testcase for generation of 32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/mbox/"},{"id":137367,"url":"https://patchwork.plctlab.org/api/1.2/patches/137367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-1-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:25","name":"[1/2] Fix variable naming: ELF_CLFAGS -> ELF_CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/mbox/"},{"id":137368,"url":"https://patchwork.plctlab.org/api/1.2/patches/137368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:26","name":"[2/2] regen ld/Makefile.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137390,"url":"https://patchwork.plctlab.org/api/1.2/patches/137390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-01T12:30:09","name":"x86: restrict prefix use with .insn VEX/XOP/EVEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/mbox/"},{"id":137391,"url":"https://patchwork.plctlab.org/api/1.2/patches/137391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/","msgid":"<34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com>","list_archive_url":null,"date":"2023-09-01T12:34:17","name":"RISC-V: fold duplicate code in vector_macro()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/mbox/"},{"id":137398,"url":"https://patchwork.plctlab.org/api/1.2/patches/137398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/","msgid":"<20230901135958.186407-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-09-01T13:59:58","name":"arm: Make '\''conflicting CPU architectures'\'' error message more user-friendly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/mbox/"},{"id":137412,"url":"https://patchwork.plctlab.org/api/1.2/patches/137412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/","msgid":"<20230901200419.3277274-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-01T20:04:19","name":"Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137419,"url":"https://patchwork.plctlab.org/api/1.2/patches/137419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:05","name":"[v2,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/mbox/"},{"id":137418,"url":"https://patchwork.plctlab.org/api/1.2/patches/137418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:06","name":"[v2,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/mbox/"},{"id":137427,"url":"https://patchwork.plctlab.org/api/1.2/patches/137427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/","msgid":"<1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-03T02:42:01","name":"[1/1] RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137428,"url":"https://patchwork.plctlab.org/api/1.2/patches/137428/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-03T03:13:24","name":"[REVIEW,ONLY,1/1] RISC-V: Add stub support for the '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137441,"url":"https://patchwork.plctlab.org/api/1.2/patches/137441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/","msgid":"<20230904061257.17425-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-09-04T06:12:57","name":"RISC-V: Use the right PLT address when making a new entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/mbox/"},{"id":137472,"url":"https://patchwork.plctlab.org/api/1.2/patches/137472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:27","name":"[v3,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/mbox/"},{"id":137473,"url":"https://patchwork.plctlab.org/api/1.2/patches/137473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:28","name":"[v3,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/mbox/"},{"id":137474,"url":"https://patchwork.plctlab.org/api/1.2/patches/137474/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/","msgid":"<2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T04:02:03","name":"[COMMITTED] RISC-V: Fix typo in the testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137483,"url":"https://patchwork.plctlab.org/api/1.2/patches/137483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:51:11","name":"[v2,1/3] x86: make AES/PCMULQDQ respectively prereqs of VAES/VPCMULQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/mbox/"},{"id":137484,"url":"https://patchwork.plctlab.org/api/1.2/patches/137484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:52:06","name":"[v2,2/3] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/mbox/"},{"id":137485,"url":"https://patchwork.plctlab.org/api/1.2/patches/137485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:53:14","name":"[v2,3/3] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/mbox/"},{"id":137493,"url":"https://patchwork.plctlab.org/api/1.2/patches/137493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:35","name":"[v3,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137491,"url":"https://patchwork.plctlab.org/api/1.2/patches/137491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T09:08:36","name":"[v3,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137492,"url":"https://patchwork.plctlab.org/api/1.2/patches/137492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:37","name":"[v3,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137526,"url":"https://patchwork.plctlab.org/api/1.2/patches/137526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:52:59","name":"[1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/mbox/"},{"id":137527,"url":"https://patchwork.plctlab.org/api/1.2/patches/137527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:53:00","name":"[2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/mbox/"},{"id":137546,"url":"https://patchwork.plctlab.org/api/1.2/patches/137546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T19:35:46","name":"[users/roland/gold-charnn] gold: Use char16_t, char32_t instead of uint16_t, uint32_t as character types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/mbox/"},{"id":137550,"url":"https://patchwork.plctlab.org/api/1.2/patches/137550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/","msgid":"<20230906021658.21F102043E@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-09-06T02:16:58","name":"[committed] src-release.sh (SIM_SUPPORT_DIRS): Add libsframe, libctf/swap.h and gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/mbox/"},{"id":137597,"url":"https://patchwork.plctlab.org/api/1.2/patches/137597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/","msgid":"<20230906200134.1033297-2-pjones@redhat.com>","list_archive_url":null,"date":"2023-09-06T20:01:34","name":"Handle \"efi-app-riscv64\" and similar targets in objcopy.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/mbox/"},{"id":137601,"url":"https://patchwork.plctlab.org/api/1.2/patches/137601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-06T23:26:16","name":"PR30828, notes obstack memory corruption","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/mbox/"},{"id":137609,"url":"https://patchwork.plctlab.org/api/1.2/patches/137609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/","msgid":"<20230907035242.19190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-07T03:52:42","name":"[Committed] RISC-V: Clarify the naming rules of vendor operands.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/mbox/"},{"id":137687,"url":"https://patchwork.plctlab.org/api/1.2/patches/137687/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/","msgid":"<20230907215413.723039-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-07T21:54:13","name":"Set insn_type for branch instructions on aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137727,"url":"https://patchwork.plctlab.org/api/1.2/patches/137727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:15:20","name":"[1/3] AArch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137729,"url":"https://patchwork.plctlab.org/api/1.2/patches/137729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:20:15","name":"[2/3] aarch64: macroize archictectural feature union in SYSREG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137730,"url":"https://patchwork.plctlab.org/api/1.2/patches/137730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:22:34","name":"[3/3] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137732,"url":"https://patchwork.plctlab.org/api/1.2/patches/137732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/","msgid":"<4894a865-0398-60ba-9447-53cf58d67b4b@suse.com>","list_archive_url":null,"date":"2023-09-08T12:44:13","name":"x86: Vxy naming correction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/mbox/"},{"id":137736,"url":"https://patchwork.plctlab.org/api/1.2/patches/137736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:53:43","name":"[1/4] x86: re-order update_code_flag()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/mbox/"},{"id":137737,"url":"https://patchwork.plctlab.org/api/1.2/patches/137737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/","msgid":"<806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:02","name":"[2/4] x86: make code size vs CPU arch checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/mbox/"},{"id":137739,"url":"https://patchwork.plctlab.org/api/1.2/patches/137739/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/","msgid":"<3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:24","name":"[3/4] x86: don'\''t play with cpu_arch_flags.cpu{,no}64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/mbox/"},{"id":137738,"url":"https://patchwork.plctlab.org/api/1.2/patches/137738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:55:14","name":"[4/4] x86: fold CpuLM and Cpu64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/mbox/"},{"id":137759,"url":"https://patchwork.plctlab.org/api/1.2/patches/137759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T16:21:49","name":"[pushed] aarch64: Remove unused function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/mbox/"},{"id":137946,"url":"https://patchwork.plctlab.org/api/1.2/patches/137946/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/","msgid":"<713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-12T01:39:08","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add CLIC extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137947,"url":"https://patchwork.plctlab.org/api/1.2/patches/137947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-12T01:40:17","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/mbox/"},{"id":138212,"url":"https://patchwork.plctlab.org/api/1.2/patches/138212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:19","name":"[v2,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/mbox/"},{"id":138213,"url":"https://patchwork.plctlab.org/api/1.2/patches/138213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:20","name":"[v2,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/mbox/"},{"id":138728,"url":"https://patchwork.plctlab.org/api/1.2/patches/138728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/","msgid":"<20230913095727.1420654-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-13T09:57:29","name":"[v3] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":139350,"url":"https://patchwork.plctlab.org/api/1.2/patches/139350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/","msgid":"<20230914064235.275964-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-14T06:42:27","name":"ld: write full path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/mbox/"},{"id":140123,"url":"https://patchwork.plctlab.org/api/1.2/patches/140123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/","msgid":"<20230915035214.29178-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-15T03:52:14","name":"Avoid unused space in .rela.dyn if sec was discarded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/mbox/"},{"id":140242,"url":"https://patchwork.plctlab.org/api/1.2/patches/140242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:47:42","name":"[1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/mbox/"},{"id":140243,"url":"https://patchwork.plctlab.org/api/1.2/patches/140243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/","msgid":"<7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:06","name":"[2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/mbox/"},{"id":140244,"url":"https://patchwork.plctlab.org/api/1.2/patches/140244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/","msgid":"<737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:42","name":"[RFC,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/mbox/"},{"id":140245,"url":"https://patchwork.plctlab.org/api/1.2/patches/140245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:49:09","name":"[RFC,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/mbox/"},{"id":140261,"url":"https://patchwork.plctlab.org/api/1.2/patches/140261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:59:15","name":"[1/3] x86: correct cpu_arch_isa_flags maintenance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/mbox/"},{"id":140262,"url":"https://patchwork.plctlab.org/api/1.2/patches/140262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/","msgid":"<635f1462-9704-efca-c034-f4bc39e706f2@suse.com>","list_archive_url":null,"date":"2023-09-15T08:59:39","name":"[2/3] x86: drop cpu_arch_tune_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/mbox/"},{"id":140264,"url":"https://patchwork.plctlab.org/api/1.2/patches/140264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/","msgid":"<578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com>","list_archive_url":null,"date":"2023-09-15T09:00:01","name":"[3/3] x86: prefer VEX encodings over EVEX ones when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/mbox/"},{"id":140322,"url":"https://patchwork.plctlab.org/api/1.2/patches/140322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/","msgid":"<20230915100349.1227137-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-15T10:03:49","name":"[committed] arc: Fix alignment of the TLS Translation Control Block","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/mbox/"},{"id":140367,"url":"https://patchwork.plctlab.org/api/1.2/patches/140367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/","msgid":"<20230915111343.41093-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-15T11:13:43","name":"RISC-V: Support Tag_RISCV_x3_reg_usage.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/mbox/"},{"id":141025,"url":"https://patchwork.plctlab.org/api/1.2/patches/141025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/","msgid":"<20230916103619.819791-2-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:16","name":"[v2,1/2] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/mbox/"},{"id":141026,"url":"https://patchwork.plctlab.org/api/1.2/patches/141026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/","msgid":"<20230916103619.819791-3-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:17","name":"[v2,2/2] ld: write full paths to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/mbox/"},{"id":141332,"url":"https://patchwork.plctlab.org/api/1.2/patches/141332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/","msgid":"<20230918100021.787453-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-18T10:00:21","name":"[v3] Add support for \"pcaddi rd, symbol\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/mbox/"},{"id":141352,"url":"https://patchwork.plctlab.org/api/1.2/patches/141352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/","msgid":"<20230918105332.2682211-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-09-18T10:53:32","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/mbox/"},{"id":141532,"url":"https://patchwork.plctlab.org/api/1.2/patches/141532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/","msgid":"<20230918194226.1200853-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-18T19:42:23","name":"[v3] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/mbox/"},{"id":141711,"url":"https://patchwork.plctlab.org/api/1.2/patches/141711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/","msgid":"<20230919070121.1489019-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-19T07:01:21","name":"RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/mbox/"},{"id":141728,"url":"https://patchwork.plctlab.org/api/1.2/patches/141728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/","msgid":"<20230919081250.2496254-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:44","name":"[1/7] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/mbox/"},{"id":141725,"url":"https://patchwork.plctlab.org/api/1.2/patches/141725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/","msgid":"<20230919081250.2496254-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:45","name":"[2/7] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/mbox/"},{"id":141733,"url":"https://patchwork.plctlab.org/api/1.2/patches/141733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/","msgid":"<20230919081250.2496254-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:46","name":"[3/7] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/mbox/"},{"id":141726,"url":"https://patchwork.plctlab.org/api/1.2/patches/141726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/","msgid":"<20230919081250.2496254-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:47","name":"[4/7] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/mbox/"},{"id":141732,"url":"https://patchwork.plctlab.org/api/1.2/patches/141732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/","msgid":"<20230919081250.2496254-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:48","name":"[5/7] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/mbox/"},{"id":141729,"url":"https://patchwork.plctlab.org/api/1.2/patches/141729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/","msgid":"<20230919081250.2496254-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:49","name":"[6/7] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/mbox/"},{"id":141730,"url":"https://patchwork.plctlab.org/api/1.2/patches/141730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/","msgid":"<20230919081250.2496254-8-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:50","name":"[7/7] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/mbox/"},{"id":141877,"url":"https://patchwork.plctlab.org/api/1.2/patches/141877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/","msgid":"<20230919125633.491660-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:29","name":"[3/7] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/mbox/"},{"id":141879,"url":"https://patchwork.plctlab.org/api/1.2/patches/141879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/","msgid":"<20230919125633.491660-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:30","name":"[4/7] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/mbox/"},{"id":141881,"url":"https://patchwork.plctlab.org/api/1.2/patches/141881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/","msgid":"<20230919125633.491660-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:33","name":"[7/7] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/mbox/"},{"id":141965,"url":"https://patchwork.plctlab.org/api/1.2/patches/141965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/","msgid":"<20230919152527.497773-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:20","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/mbox/"},{"id":141962,"url":"https://patchwork.plctlab.org/api/1.2/patches/141962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/","msgid":"<20230919152527.497773-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:21","name":"[2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/mbox/"},{"id":141964,"url":"https://patchwork.plctlab.org/api/1.2/patches/141964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/","msgid":"<20230919152527.497773-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:22","name":"[3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/mbox/"},{"id":141968,"url":"https://patchwork.plctlab.org/api/1.2/patches/141968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/","msgid":"<20230919152527.497773-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:23","name":"[4/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/mbox/"},{"id":141963,"url":"https://patchwork.plctlab.org/api/1.2/patches/141963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/","msgid":"<20230919152527.497773-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:24","name":"[5/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/mbox/"},{"id":141966,"url":"https://patchwork.plctlab.org/api/1.2/patches/141966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/","msgid":"<20230919152527.497773-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:25","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/mbox/"},{"id":141969,"url":"https://patchwork.plctlab.org/api/1.2/patches/141969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/","msgid":"<20230919152527.497773-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:26","name":"[7/8] Support APX NF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/mbox/"},{"id":141967,"url":"https://patchwork.plctlab.org/api/1.2/patches/141967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/","msgid":"<20230919152527.497773-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:27","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/mbox/"},{"id":141977,"url":"https://patchwork.plctlab.org/api/1.2/patches/141977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:44:26","name":"[v2,1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/mbox/"},{"id":141978,"url":"https://patchwork.plctlab.org/api/1.2/patches/141978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:45:02","name":"[v2,2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/mbox/"},{"id":141979,"url":"https://patchwork.plctlab.org/api/1.2/patches/141979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/","msgid":"<82732557-00aa-9532-b27b-3669c93ba706@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:31","name":"[v2,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/mbox/"},{"id":141982,"url":"https://patchwork.plctlab.org/api/1.2/patches/141982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/","msgid":"<4dacf33d-8770-775c-cfee-8741d159e08d@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:59","name":"[v2,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/mbox/"},{"id":142109,"url":"https://patchwork.plctlab.org/api/1.2/patches/142109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:15","name":"readelf.c '\''ext'\'' may be used uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/mbox/"},{"id":142110,"url":"https://patchwork.plctlab.org/api/1.2/patches/142110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:44","name":"elf-attrs.c memory allocation fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/mbox/"},{"id":142284,"url":"https://patchwork.plctlab.org/api/1.2/patches/142284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/","msgid":"<20230920083124.2072273-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-20T08:31:26","name":"[v2] RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/mbox/"},{"id":142635,"url":"https://patchwork.plctlab.org/api/1.2/patches/142635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:53","name":"[RFC,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/mbox/"},{"id":142636,"url":"https://patchwork.plctlab.org/api/1.2/patches/142636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:54","name":"[RFC,2/9] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/mbox/"},{"id":142639,"url":"https://patchwork.plctlab.org/api/1.2/patches/142639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:55","name":"[RFC,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/mbox/"},{"id":142637,"url":"https://patchwork.plctlab.org/api/1.2/patches/142637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:56","name":"[RFC,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/mbox/"},{"id":142640,"url":"https://patchwork.plctlab.org/api/1.2/patches/142640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:57","name":"[RFC,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/mbox/"},{"id":142643,"url":"https://patchwork.plctlab.org/api/1.2/patches/142643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:58","name":"[RFC,6/9] gas: dw2gencfi: ignore all .cfi_* directives with --scfi=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/mbox/"},{"id":142638,"url":"https://patchwork.plctlab.org/api/1.2/patches/142638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:59","name":"[RFC,7/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/mbox/"},{"id":142641,"url":"https://patchwork.plctlab.org/api/1.2/patches/142641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:00","name":"[RFC,8/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/mbox/"},{"id":142642,"url":"https://patchwork.plctlab.org/api/1.2/patches/142642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:01","name":"[RFC,9/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/mbox/"},{"id":142708,"url":"https://patchwork.plctlab.org/api/1.2/patches/142708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/","msgid":"<20230921031348.291150-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-21T03:13:48","name":"gprofng: 30834 improve disassembly output for call and branch instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":142793,"url":"https://patchwork.plctlab.org/api/1.2/patches/142793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/","msgid":"<20230921101141.2518818-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:36","name":"[1/6] Support {evex} pseudo prefix for decode evex promoted insns without egpr32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/mbox/"},{"id":142790,"url":"https://patchwork.plctlab.org/api/1.2/patches/142790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/","msgid":"<20230921101141.2518818-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:37","name":"[2/6] Disable pseudo prefix {rex2} for illegal instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/mbox/"},{"id":142791,"url":"https://patchwork.plctlab.org/api/1.2/patches/142791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/","msgid":"<20230921101141.2518818-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:38","name":"[3/6] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/mbox/"},{"id":142792,"url":"https://patchwork.plctlab.org/api/1.2/patches/142792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/","msgid":"<20230921101141.2518818-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:39","name":"[4/6] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/mbox/"},{"id":142789,"url":"https://patchwork.plctlab.org/api/1.2/patches/142789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/","msgid":"<20230921101141.2518818-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:40","name":"[5/6] For","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/mbox/"},{"id":142788,"url":"https://patchwork.plctlab.org/api/1.2/patches/142788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/","msgid":"<20230921101141.2518818-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:41","name":"[6/6] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/mbox/"},{"id":142803,"url":"https://patchwork.plctlab.org/api/1.2/patches/142803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/","msgid":"","list_archive_url":null,"date":"2023-09-21T14:31:16","name":"Add support to readelf for the PT_OPENBSD_NOBTCFI segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/mbox/"},{"id":143238,"url":"https://patchwork.plctlab.org/api/1.2/patches/143238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-22T07:52:02","name":"[1/2] x86-64: fix suffix-less PUSH of symbol address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/mbox/"},{"id":143239,"url":"https://patchwork.plctlab.org/api/1.2/patches/143239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/","msgid":"<25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com>","list_archive_url":null,"date":"2023-09-22T07:52:28","name":"[2/2] x86-64: REX.W overrides DATA_PREFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/mbox/"},{"id":144048,"url":"https://patchwork.plctlab.org/api/1.2/patches/144048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/","msgid":"<20230924065328.309229-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-24T06:53:28","name":"LoongArch/GAS: Add support for branch relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/mbox/"},{"id":144240,"url":"https://patchwork.plctlab.org/api/1.2/patches/144240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/","msgid":"<20230925073356.298215-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T07:33:56","name":"[committed] arc: Update binutils arc predicate for tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/mbox/"},{"id":144268,"url":"https://patchwork.plctlab.org/api/1.2/patches/144268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-09-25T08:19:57","name":"RISC-V: Protect .got with relro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/mbox/"},{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144301,"url":"https://patchwork.plctlab.org/api/1.2/patches/144301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/","msgid":"<20230925083547.432083-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:44","name":"[committed,07/10] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"},{"id":144316,"url":"https://patchwork.plctlab.org/api/1.2/patches/144316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925092244.3449756-1-neal.frager@amd.com/","msgid":"<20230925092244.3449756-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T09:22:44","name":"[v1,1/1] opcodes: microblaze: Add wdc.ext.clear and wdc.ext.flush insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925092244.3449756-1-neal.frager@amd.com/mbox/"},{"id":144356,"url":"https://patchwork.plctlab.org/api/1.2/patches/144356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925101248.3482870-1-neal.frager@amd.com/","msgid":"<20230925101248.3482870-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T10:12:48","name":"[v1,1/1] gas: microblaze: Add mlittle-endian and mbig-endian flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925101248.3482870-1-neal.frager@amd.com/mbox/"},{"id":144403,"url":"https://patchwork.plctlab.org/api/1.2/patches/144403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925122243.485499-1-claziss@gmail.com/","msgid":"<20230925122243.485499-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T12:22:43","name":"[committed] arc: Update bfd arc pattern file to allow enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925122243.485499-1-claziss@gmail.com/mbox/"},{"id":144407,"url":"https://patchwork.plctlab.org/api/1.2/patches/144407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com/","msgid":"<73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com>","list_archive_url":null,"date":"2023-09-25T12:37:42","name":"x86: tighten .insn SAE and broadcast checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com/mbox/"},{"id":144449,"url":"https://patchwork.plctlab.org/api/1.2/patches/144449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925144132.3655699-1-neal.frager@amd.com/","msgid":"<20230925144132.3655699-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T14:41:32","name":"[v1,1/1] bfd: elflink: upstream change to garbage collection sweep causes mb regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925144132.3655699-1-neal.frager@amd.com/mbox/"},{"id":144472,"url":"https://patchwork.plctlab.org/api/1.2/patches/144472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925153247.908901-3-arsen@aarsen.me/","msgid":"<20230925153247.908901-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-25T15:13:41","name":"[2/2] *: suppress xgettext 0.22 charset name error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925153247.908901-3-arsen@aarsen.me/mbox/"},{"id":144564,"url":"https://patchwork.plctlab.org/api/1.2/patches/144564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-2-richard.sandiford@arm.com/","msgid":"<20230925202647.2049600-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-09-25T20:26:46","name":"[1/2] aarch64: Restructure feature flag handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-2-richard.sandiford@arm.com/mbox/"},{"id":144563,"url":"https://patchwork.plctlab.org/api/1.2/patches/144563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-3-richard.sandiford@arm.com/","msgid":"<20230925202647.2049600-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-09-25T20:26:47","name":"[2/2] aarch64: Allow feature flags to occupy >64 bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-3-richard.sandiford@arm.com/mbox/"},{"id":144664,"url":"https://patchwork.plctlab.org/api/1.2/patches/144664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-3-arsen@aarsen.me/","msgid":"<20230926004300.1716711-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-26T00:17:33","name":"[v2,1/2] *: add modern gettext support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-3-arsen@aarsen.me/mbox/"},{"id":144663,"url":"https://patchwork.plctlab.org/api/1.2/patches/144663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-4-arsen@aarsen.me/","msgid":"<20230926004300.1716711-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-26T00:17:34","name":"[v2,2/2] *: suppress xgettext 0.22 charset name error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-4-arsen@aarsen.me/mbox/"},{"id":144717,"url":"https://patchwork.plctlab.org/api/1.2/patches/144717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926050606.16364-1-neal.frager@amd.com/","msgid":"<20230926050606.16364-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-26T05:06:06","name":"[v1,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926050606.16364-1-neal.frager@amd.com/mbox/"},{"id":144823,"url":"https://patchwork.plctlab.org/api/1.2/patches/144823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926112035.2692284-1-yunqiang.su@cipunited.com/","msgid":"<20230926112035.2692284-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-26T11:20:35","name":"[v2] GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926112035.2692284-1-yunqiang.su@cipunited.com/mbox/"},{"id":144873,"url":"https://patchwork.plctlab.org/api/1.2/patches/144873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926124637.683385-1-neal.frager@amd.com/","msgid":"<20230926124637.683385-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-26T12:46:37","name":"[v1,1/1] gas: microblaze: fixing constant range check issue","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926124637.683385-1-neal.frager@amd.com/mbox/"},{"id":144964,"url":"https://patchwork.plctlab.org/api/1.2/patches/144964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926161354.312545-1-hjl.tools@gmail.com/","msgid":"<20230926161354.312545-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-26T16:13:54","name":"x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926161354.312545-1-hjl.tools@gmail.com/mbox/"},{"id":144986,"url":"https://patchwork.plctlab.org/api/1.2/patches/144986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926172848.1123514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230926172848.1123514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-26T17:28:49","name":"[v4] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926172848.1123514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":145327,"url":"https://patchwork.plctlab.org/api/1.2/patches/145327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB5914E1FBFD4DE046CC1F80E880C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-09-27T11:20:09","name":"RISC-V: Add support for numbered ISA mapping strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB5914E1FBFD4DE046CC1F80E880C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":145358,"url":"https://patchwork.plctlab.org/api/1.2/patches/145358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB591487CCBB57E75FE05F23AF80C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-09-27T12:42:55","name":"[v2] RISC-V: Add support for numbered ISA mapping strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB591487CCBB57E75FE05F23AF80C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":145362,"url":"https://patchwork.plctlab.org/api/1.2/patches/145362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927124918.1584074-1-neal.frager@amd.com/","msgid":"<20230927124918.1584074-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T12:49:18","name":"[v1,1/1] bfd: microblaze: Fix bug in TLSTPREL Relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927124918.1584074-1-neal.frager@amd.com/mbox/"},{"id":145374,"url":"https://patchwork.plctlab.org/api/1.2/patches/145374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927132130.1604555-1-neal.frager@amd.com/","msgid":"<20230927132130.1604555-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T13:21:30","name":"[v1,1/1] gas: expr: fix support .long 0U and .long 0u","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927132130.1604555-1-neal.frager@amd.com/mbox/"},{"id":145385,"url":"https://patchwork.plctlab.org/api/1.2/patches/145385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927134821.1621734-1-neal.frager@amd.com/","msgid":"<20230927134821.1621734-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T13:48:21","name":"[v1,1/1] ld: microblaze: Add error detail for mxl-gp-opt flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927134821.1621734-1-neal.frager@amd.com/mbox/"},{"id":145405,"url":"https://patchwork.plctlab.org/api/1.2/patches/145405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927144833.1671892-1-neal.frager@amd.com/","msgid":"<20230927144833.1671892-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T14:48:33","name":"[v2,1/1] gas: microblaze: Add mlittle-endian and mbig-endian flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927144833.1671892-1-neal.frager@amd.com/mbox/"},{"id":145427,"url":"https://patchwork.plctlab.org/api/1.2/patches/145427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd926ca7-c7cb-5e37-51dc-43adbf6522c3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:47:27","name":"[01/11] x86: record flag_code in tc_frag_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd926ca7-c7cb-5e37-51dc-43adbf6522c3@suse.com/mbox/"},{"id":145429,"url":"https://patchwork.plctlab.org/api/1.2/patches/145429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com/","msgid":"<85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com>","list_archive_url":null,"date":"2023-09-27T15:48:15","name":"[02/11] x86: i386_generate_nops() may not derive decisions from global variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com/mbox/"},{"id":145430,"url":"https://patchwork.plctlab.org/api/1.2/patches/145430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com/","msgid":"<01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com>","list_archive_url":null,"date":"2023-09-27T15:48:56","name":"[03/11] x86: don'\''t use 32-bit LEA as NOP surrogate in 64-bit code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com/mbox/"},{"id":145431,"url":"https://patchwork.plctlab.org/api/1.2/patches/145431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/829df523-3632-abd6-daaa-d42eaa82fe37@suse.com/","msgid":"<829df523-3632-abd6-daaa-d42eaa82fe37@suse.com>","list_archive_url":null,"date":"2023-09-27T15:49:31","name":"[04/11] x86: don'\''t use operand size override with NOP in 16-bit code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/829df523-3632-abd6-daaa-d42eaa82fe37@suse.com/mbox/"},{"id":145433,"url":"https://patchwork.plctlab.org/api/1.2/patches/145433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a0856079-0bf9-20d7-bd62-8f5f20584251@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:50:17","name":"[05/11] x86: respect \".arch nonop\" when selecting which NOPs to emit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a0856079-0bf9-20d7-bd62-8f5f20584251@suse.com/mbox/"},{"id":145437,"url":"https://patchwork.plctlab.org/api/1.2/patches/145437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com/","msgid":"<02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com>","list_archive_url":null,"date":"2023-09-27T15:50:40","name":"[06/11] x86: i686 != PentiumPro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com/mbox/"},{"id":145435,"url":"https://patchwork.plctlab.org/api/1.2/patches/145435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a2094e46-7176-c139-7d1f-8659032b0829@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:51:07","name":"[07/11] x86: don'\''t record full i386_cpu_flags in struct i386_tc_frag_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a2094e46-7176-c139-7d1f-8659032b0829@suse.com/mbox/"},{"id":145439,"url":"https://patchwork.plctlab.org/api/1.2/patches/145439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com/","msgid":"<743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com>","list_archive_url":null,"date":"2023-09-27T15:51:38","name":"[08/11] x86: add a few more NOP patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com/mbox/"},{"id":145438,"url":"https://patchwork.plctlab.org/api/1.2/patches/145438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5e9a399-ea6c-5dd1-d7b0-79a01083d607@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:52:08","name":"[09/11] x86: fold a few of the \"alternative\" NOP patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5e9a399-ea6c-5dd1-d7b0-79a01083d607@suse.com/mbox/"},{"id":145440,"url":"https://patchwork.plctlab.org/api/1.2/patches/145440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff932263-c125-fd8b-41e7-66ba39c9fa84@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:52:40","name":"[10/11] x86: fold NOP testcase expectations where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff932263-c125-fd8b-41e7-66ba39c9fa84@suse.com/mbox/"},{"id":145441,"url":"https://patchwork.plctlab.org/api/1.2/patches/145441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e35142f-eb0f-7308-e241-407e136390c8@suse.com/","msgid":"<8e35142f-eb0f-7308-e241-407e136390c8@suse.com>","list_archive_url":null,"date":"2023-09-27T15:53:16","name":"[11/11] gas: make .nops output visible in listing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e35142f-eb0f-7308-e241-407e136390c8@suse.com/mbox/"},{"id":145442,"url":"https://patchwork.plctlab.org/api/1.2/patches/145442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927155322.3442647-1-lili.cui@intel.com/","msgid":"<20230927155322.3442647-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-27T15:53:22","name":"[V2,1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927155322.3442647-1-lili.cui@intel.com/mbox/"},{"id":145490,"url":"https://patchwork.plctlab.org/api/1.2/patches/145490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927171913.5870-1-hjl.tools@gmail.com/","msgid":"<20230927171913.5870-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-27T17:19:13","name":"[v2] x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927171913.5870-1-hjl.tools@gmail.com/mbox/"},{"id":145732,"url":"https://patchwork.plctlab.org/api/1.2/patches/145732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928041939.2238068-1-neal.frager@amd.com/","msgid":"<20230928041939.2238068-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-28T04:19:39","name":"[v1,1/1] opcodes: microblaze: Add hibernate and suspend instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928041939.2238068-1-neal.frager@amd.com/mbox/"},{"id":145751,"url":"https://patchwork.plctlab.org/api/1.2/patches/145751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928055737.2306715-1-neal.frager@amd.com/","msgid":"<20230928055737.2306715-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-28T05:57:37","name":"[v1,1/1] ld: microblaze: ignore rwx segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928055737.2306715-1-neal.frager@amd.com/mbox/"},{"id":145841,"url":"https://patchwork.plctlab.org/api/1.2/patches/145841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-1-cailulu@loongson.cn/","msgid":"<20230928080153.3626326-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-28T08:01:52","name":"[1/2] as: add option for generate R_LARCH_32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-1-cailulu@loongson.cn/mbox/"},{"id":145842,"url":"https://patchwork.plctlab.org/api/1.2/patches/145842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-2-cailulu@loongson.cn/","msgid":"<20230928080153.3626326-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-28T08:01:53","name":"[2/2] Add testsuits for new assembler option of mthin-add-sub.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-2-cailulu@loongson.cn/mbox/"},{"id":146150,"url":"https://patchwork.plctlab.org/api/1.2/patches/146150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928142256.26768-1-simon.marchi@efficios.com/","msgid":"<20230928142256.26768-1-simon.marchi@efficios.com>","list_archive_url":null,"date":"2023-09-28T14:22:42","name":"bfd, binutils: add gfx11 amdgpu architectures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928142256.26768-1-simon.marchi@efficios.com/mbox/"},{"id":146178,"url":"https://patchwork.plctlab.org/api/1.2/patches/146178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928153830.28922-1-hjl.tools@gmail.com/","msgid":"<20230928153830.28922-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-28T15:38:30","name":"[v3] x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928153830.28922-1-hjl.tools@gmail.com/mbox/"},{"id":146607,"url":"https://patchwork.plctlab.org/api/1.2/patches/146607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-2-yunqiang.su@cipunited.com/","msgid":"<20230929150526.3149431-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-29T15:05:25","name":"[v3,1/2] GAS/MIPS: Convert module-defer-warn2 to .d format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-2-yunqiang.su@cipunited.com/mbox/"},{"id":146609,"url":"https://patchwork.plctlab.org/api/1.2/patches/146609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-3-yunqiang.su@cipunited.com/","msgid":"<20230929150526.3149431-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-29T15:05:26","name":"[v3,2/2] GAS/MIPS: Add module-defer-warn2-r2 testcase for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-3-yunqiang.su@cipunited.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/mbox/"},{"id":33,"url":"https://patchwork.plctlab.org/api/1.2/bundles/33/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":147179,"url":"https://patchwork.plctlab.org/api/1.2/patches/147179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-2-mary.bennett@embecosm.com/","msgid":"<20231002020206.1635423-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-10-02T02:02:05","name":"[v3,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-2-mary.bennett@embecosm.com/mbox/"},{"id":147180,"url":"https://patchwork.plctlab.org/api/1.2/patches/147180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-3-mary.bennett@embecosm.com/","msgid":"<20231002020206.1635423-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-10-02T02:02:06","name":"[v3,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-3-mary.bennett@embecosm.com/mbox/"},{"id":147269,"url":"https://patchwork.plctlab.org/api/1.2/patches/147269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87leclp5uk.fsf@redhat.com/","msgid":"<87leclp5uk.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-02T12:27:15","name":"Commit: Use bfd_get_current_time more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87leclp5uk.fsf@redhat.com/mbox/"},{"id":147794,"url":"https://patchwork.plctlab.org/api/1.2/patches/147794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com/","msgid":"<0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com>","list_archive_url":null,"date":"2023-10-03T09:35:04","name":"[BINUTILS] aarch64: Enable Cortex-X4 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com/mbox/"},{"id":147807,"url":"https://patchwork.plctlab.org/api/1.2/patches/147807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-2-victor.donascimento@arm.com/","msgid":"<20231003105338.1812768-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-03T10:51:57","name":"[v2,1/2] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-2-victor.donascimento@arm.com/mbox/"},{"id":147808,"url":"https://patchwork.plctlab.org/api/1.2/patches/147808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-3-victor.donascimento@arm.com/","msgid":"<20231003105338.1812768-3-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-03T10:51:58","name":"[v2,2/2] aarch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-3-victor.donascimento@arm.com/mbox/"},{"id":147848,"url":"https://patchwork.plctlab.org/api/1.2/patches/147848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2310031233470.2129@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-10-03T11:56:33","name":"[committed,v3] MIPS: Fix `readelf -S bintest'\'' test for n64 targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2310031233470.2129@angie.orcam.me.uk/mbox/"},{"id":147915,"url":"https://patchwork.plctlab.org/api/1.2/patches/147915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003144904.1690514-1-neal.frager@amd.com/","msgid":"<20231003144904.1690514-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-03T14:49:04","name":"[v2,1/1] opcodes: microblaze: Add hibernate and suspend instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003144904.1690514-1-neal.frager@amd.com/mbox/"},{"id":148313,"url":"https://patchwork.plctlab.org/api/1.2/patches/148313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com/","msgid":"<637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com>","list_archive_url":null,"date":"2023-10-04T13:48:41","name":"[v2,BINUTILS] aarch64: Enable Cortex-X4 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com/mbox/"},{"id":148443,"url":"https://patchwork.plctlab.org/api/1.2/patches/148443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231004173640.4007006-1-neal.frager@amd.com/","msgid":"<20231004173640.4007006-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-04T17:36:40","name":"[v1,1/1] opcodes: microblaze: Add address extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231004173640.4007006-1-neal.frager@amd.com/mbox/"},{"id":148586,"url":"https://patchwork.plctlab.org/api/1.2/patches/148586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com/","msgid":"<1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com>","list_archive_url":null,"date":"2023-10-04T22:09:35","name":"[RFA] Fix for mcore simulator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com/mbox/"},{"id":148662,"url":"https://patchwork.plctlab.org/api/1.2/patches/148662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005014214.1457876-1-vladimir.mezentsev@oracle.com/","msgid":"<20231005014214.1457876-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-05T01:42:14","name":"gprofng: 30894 bison should be no hard dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005014214.1457876-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":148675,"url":"https://patchwork.plctlab.org/api/1.2/patches/148675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005083920.2676339-1-torbjorn.svensson@foss.st.com/","msgid":"<20231005083920.2676339-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-05T08:39:21","name":"[v5] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005083920.2676339-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":148690,"url":"https://patchwork.plctlab.org/api/1.2/patches/148690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005125103.1330807-1-neal.frager@amd.com/","msgid":"<20231005125103.1330807-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-05T12:51:03","name":"[v2,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005125103.1330807-1-neal.frager@amd.com/mbox/"},{"id":149118,"url":"https://patchwork.plctlab.org/api/1.2/patches/149118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006052847.2012640-1-vladimir.mezentsev@oracle.com/","msgid":"<20231006052847.2012640-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-06T05:28:47","name":"gprofng: 30910 cross test fail: can'\''t read \"CHECK_TARGET\": no such variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006052847.2012640-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":149316,"url":"https://patchwork.plctlab.org/api/1.2/patches/149316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bab49cf8bb040a1c8f43a741e076ebb97135e06a.1696608163.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-10-06T16:03:35","name":"bfd: add new bfd_cache_size() function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bab49cf8bb040a1c8f43a741e076ebb97135e06a.1696608163.git.aburgess@redhat.com/mbox/"},{"id":149368,"url":"https://patchwork.plctlab.org/api/1.2/patches/149368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-2-tdevries@suse.de/","msgid":"<20231006174942.27361-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-06T17:49:41","name":"[1/2,gdb/symtab] Add name_of_main and language_of_main to the DWARF index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-2-tdevries@suse.de/mbox/"},{"id":149367,"url":"https://patchwork.plctlab.org/api/1.2/patches/149367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-3-tdevries@suse.de/","msgid":"<20231006174942.27361-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-06T17:49:42","name":"[2/2,readelf] Handle .gdb_index section version 9","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-3-tdevries@suse.de/mbox/"},{"id":149518,"url":"https://patchwork.plctlab.org/api/1.2/patches/149518/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007071110.401935-1-neal.frager@amd.com/","msgid":"<20231007071110.401935-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-07T07:11:10","name":"[v1,1/1] bfd: microblaze: Fix automated build errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007071110.401935-1-neal.frager@amd.com/mbox/"},{"id":149597,"url":"https://patchwork.plctlab.org/api/1.2/patches/149597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007154838.3273803-1-yunqiang.su@cipunited.com/","msgid":"<20231007154838.3273803-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-10-07T15:48:38","name":"[v4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007154838.3273803-1-yunqiang.su@cipunited.com/mbox/"},{"id":149652,"url":"https://patchwork.plctlab.org/api/1.2/patches/149652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007220105.818599-1-mark@klomp.org/","msgid":"<20231007220105.818599-1-mark@klomp.org>","list_archive_url":null,"date":"2023-10-07T22:01:05","name":"microblaze: fix build error on 32-bit hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007220105.818599-1-mark@klomp.org/mbox/"},{"id":149809,"url":"https://patchwork.plctlab.org/api/1.2/patches/149809/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009021109.2980562-1-cailulu@loongson.cn/","msgid":"<20231009021109.2980562-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-09T02:11:09","name":"as: fixed internal error when immediate value of relocation overflow.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009021109.2980562-1-cailulu@loongson.cn/mbox/"},{"id":149851,"url":"https://patchwork.plctlab.org/api/1.2/patches/149851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009070931.3437078-1-yunqiang.su@cipunited.com/","msgid":"<20231009070931.3437078-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-10-09T07:09:31","name":"[v2] GAS/MIPS: Add mips16-e-irix.d testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009070931.3437078-1-yunqiang.su@cipunited.com/mbox/"},{"id":150073,"url":"https://patchwork.plctlab.org/api/1.2/patches/150073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009125144.377940-1-neal.frager@amd.com/","msgid":"<20231009125144.377940-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-09T12:51:44","name":"[v3,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009125144.377940-1-neal.frager@amd.com/mbox/"},{"id":150132,"url":"https://patchwork.plctlab.org/api/1.2/patches/150132/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009144438.3687687-1-torbjorn.svensson@foss.st.com/","msgid":"<20231009144438.3687687-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-09T14:44:39","name":"[v6] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009144438.3687687-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":150139,"url":"https://patchwork.plctlab.org/api/1.2/patches/150139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009151146.3818141-1-torbjorn.svensson@foss.st.com/","msgid":"<20231009151146.3818141-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-09T15:11:47","name":"[v7] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009151146.3818141-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":150488,"url":"https://patchwork.plctlab.org/api/1.2/patches/150488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010062039.2021349-1-neal.frager@amd.com/","msgid":"<20231010062039.2021349-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-10T06:20:39","name":"[v4,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010062039.2021349-1-neal.frager@amd.com/mbox/"},{"id":150493,"url":"https://patchwork.plctlab.org/api/1.2/patches/150493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010063635.2800937-1-ying.huang@oss.cipunited.com/","msgid":"<20231010063635.2800937-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-10-10T06:36:35","name":"[v2] MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010063635.2800937-1-ying.huang@oss.cipunited.com/mbox/"},{"id":150519,"url":"https://patchwork.plctlab.org/api/1.2/patches/150519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010072401.1383177-1-lin1.hu@intel.com/","msgid":"<20231010072401.1383177-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-10T07:24:01","name":"Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010072401.1383177-1-lin1.hu@intel.com/mbox/"},{"id":150531,"url":"https://patchwork.plctlab.org/api/1.2/patches/150531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010075906.2185416-1-neal.frager@amd.com/","msgid":"<20231010075906.2185416-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-10T07:59:06","name":"[v5,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010075906.2185416-1-neal.frager@amd.com/mbox/"},{"id":150689,"url":"https://patchwork.plctlab.org/api/1.2/patches/150689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5UPzPo8pGJYs/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:45:20","name":"asan: invalid free in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5UPzPo8pGJYs/@squeak.grove.modra.org/mbox/"},{"id":150690,"url":"https://patchwork.plctlab.org/api/1.2/patches/150690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5iBVni+Uru3bZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:46:16","name":"asan: null dereference in read_and_display_attr_value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5iBVni+Uru3bZ@squeak.grove.modra.org/mbox/"},{"id":150691,"url":"https://patchwork.plctlab.org/api/1.2/patches/150691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5qkk9v6Mb+JRZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:46:50","name":"asan: buffer overflow in elf32_arm_get_synthetic_symtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5qkk9v6Mb+JRZ@squeak.grove.modra.org/mbox/"},{"id":150868,"url":"https://patchwork.plctlab.org/api/1.2/patches/150868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010161057.3268944-1-vladimir.mezentsev@oracle.com/","msgid":"<20231010161057.3268944-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-10T16:10:57","name":"gprofng: Use the correct application name in error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010161057.3268944-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":151095,"url":"https://patchwork.plctlab.org/api/1.2/patches/151095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231011022045.3320754-1-cailulu@loongson.cn/","msgid":"<20231011022045.3320754-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-11T02:20:45","name":"as: fixed internal error when immediate value of relocation overflow.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231011022045.3320754-1-cailulu@loongson.cn/mbox/"},{"id":152355,"url":"https://patchwork.plctlab.org/api/1.2/patches/152355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-1-neal.frager@amd.com/","msgid":"<20231013072856.638728-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-13T07:28:55","name":"[v6,1/2] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-1-neal.frager@amd.com/mbox/"},{"id":152356,"url":"https://patchwork.plctlab.org/api/1.2/patches/152356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-2-neal.frager@amd.com/","msgid":"<20231013072856.638728-2-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-13T07:28:56","name":"[v6,2/2] gas: testsuite: microblaze: Add new bit-field tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-2-neal.frager@amd.com/mbox/"},{"id":152369,"url":"https://patchwork.plctlab.org/api/1.2/patches/152369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-1-chigot@adacore.com/","msgid":"<20231013080248.219837-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:46","name":"[1/3] ld: allow update of existing QNX stack note","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-1-chigot@adacore.com/mbox/"},{"id":152371,"url":"https://patchwork.plctlab.org/api/1.2/patches/152371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-2-chigot@adacore.com/","msgid":"<20231013080248.219837-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:47","name":"[2/3] ld: correctly handle QNX --lazy-stack without -zstack-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-2-chigot@adacore.com/mbox/"},{"id":152370,"url":"https://patchwork.plctlab.org/api/1.2/patches/152370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-3-chigot@adacore.com/","msgid":"<20231013080248.219837-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:48","name":"[3/3] ld: warn when duplicated QNX stack note are detected","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-3-chigot@adacore.com/mbox/"},{"id":152383,"url":"https://patchwork.plctlab.org/api/1.2/patches/152383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-1-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:41","name":"[1/5] LoongArch: Fix ld --no-relax bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-1-mengqinggang@loongson.cn/mbox/"},{"id":152381,"url":"https://patchwork.plctlab.org/api/1.2/patches/152381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-2-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:42","name":"[2/5] LoongArch: Directly delete relaxed instuctions, not use R_LARCH_DELETE relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-2-mengqinggang@loongson.cn/mbox/"},{"id":152382,"url":"https://patchwork.plctlab.org/api/1.2/patches/152382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-3-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:43","name":"[3/5] LoongArch: Multiple relax_trip in one relax_pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-3-mengqinggang@loongson.cn/mbox/"},{"id":152385,"url":"https://patchwork.plctlab.org/api/1.2/patches/152385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-4-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:44","name":"[4/5] LoongArch: Remove \"elf_seg_map (info->output_bfd) == NULL\" relaxation condition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-4-mengqinggang@loongson.cn/mbox/"},{"id":152384,"url":"https://patchwork.plctlab.org/api/1.2/patches/152384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-5-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:45","name":"[5/5] LoongArch: Modify link_info.relax_pass from 3 to 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-5-mengqinggang@loongson.cn/mbox/"},{"id":152586,"url":"https://patchwork.plctlab.org/api/1.2/patches/152586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013140152.427376-1-nick.alcock@oracle.com/","msgid":"<20231013140152.427376-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-10-13T14:01:52","name":"libctf: check for problems with error returns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013140152.427376-1-nick.alcock@oracle.com/mbox/"},{"id":152897,"url":"https://patchwork.plctlab.org/api/1.2/patches/152897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com/","msgid":"<08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-14T05:03:21","name":"[1/2] RISC-V: Group relaxation features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152898,"url":"https://patchwork.plctlab.org/api/1.2/patches/152898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com/","msgid":"<7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-14T05:03:22","name":"[2/2] RISC-V: Prepare for more generic PCREL relaxations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152917,"url":"https://patchwork.plctlab.org/api/1.2/patches/152917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3a9e9f125f0ae423dfb37fb87dfec387c01593b.1697272638.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-14T08:37:37","name":"[1/1] RISC-V: Improve handling of mapping symbols with dot suffix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3a9e9f125f0ae423dfb37fb87dfec387c01593b.1697272638.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152978,"url":"https://patchwork.plctlab.org/api/1.2/patches/152978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com/","msgid":"<9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-15T00:44:17","name":"[v2,1/2] RISC-V: Group linker relaxation features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152979,"url":"https://patchwork.plctlab.org/api/1.2/patches/152979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f720c943dc95c3047fbb69ba61aec031e885bdc7.1697330630.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-15T00:44:18","name":"[v2,2/2] RISC-V: Prepare for more generic PCREL relaxations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f720c943dc95c3047fbb69ba61aec031e885bdc7.1697330630.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153201,"url":"https://patchwork.plctlab.org/api/1.2/patches/153201/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com/","msgid":"<208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T06:02:36","name":"[1/2] RISC-V: Reject invalid relocation types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153202,"url":"https://patchwork.plctlab.org/api/1.2/patches/153202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com/","msgid":"<24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T06:02:37","name":"[2/2] RISC-V: Renumber internal-only [GT]PREL_[IS] reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153262,"url":"https://patchwork.plctlab.org/api/1.2/patches/153262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016083935.1434090-1-chigot@adacore.com/","msgid":"<20231016083935.1434090-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-16T08:39:35","name":"[COMMITTED] objcopy: Fix name of the field modified by pe_stack_reserve.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016083935.1434090-1-chigot@adacore.com/mbox/"},{"id":153352,"url":"https://patchwork.plctlab.org/api/1.2/patches/153352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com/","msgid":"<577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T11:44:05","name":"RISC-V: '\''Zfa'\'' extension is now ratified","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153374,"url":"https://patchwork.plctlab.org/api/1.2/patches/153374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016125059.1798219-1-torbjorn.svensson@foss.st.com/","msgid":"<20231016125059.1798219-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-16T12:51:00","name":"[v8] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016125059.1798219-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":153703,"url":"https://patchwork.plctlab.org/api/1.2/patches/153703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016174027.3178781-1-neal.frager@amd.com/","msgid":"<20231016174027.3178781-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-16T17:40:27","name":"[v1,1/1] bfd: microblaze: Add 32_NONE reloc type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016174027.3178781-1-neal.frager@amd.com/mbox/"},{"id":153852,"url":"https://patchwork.plctlab.org/api/1.2/patches/153852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f46ff02f1812a157c6eb26a4b2edac2c2fbfb271.1697508708.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-17T02:12:08","name":"[COMMITTED] RISC-V: Fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f46ff02f1812a157c6eb26a4b2edac2c2fbfb271.1697508708.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153895,"url":"https://patchwork.plctlab.org/api/1.2/patches/153895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4Slqp47cEUxFdO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-17T04:50:30","name":"asan: Invalid free in alpha_ecoff_get_relocated_section_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4Slqp47cEUxFdO@squeak.grove.modra.org/mbox/"},{"id":153896,"url":"https://patchwork.plctlab.org/api/1.2/patches/153896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4VVi3jhP/DEW9K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-17T05:02:14","name":"R_MICROMIPS_GPREL7_S2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4VVi3jhP/DEW9K@squeak.grove.modra.org/mbox/"},{"id":153967,"url":"https://patchwork.plctlab.org/api/1.2/patches/153967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-1-neal.frager@amd.com/","msgid":"<20231017084007.229397-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-17T08:40:06","name":"[v2,1/2] bfd: microblaze: Add 32_NONE reloc type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-1-neal.frager@amd.com/mbox/"},{"id":153968,"url":"https://patchwork.plctlab.org/api/1.2/patches/153968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-2-neal.frager@amd.com/","msgid":"<20231017084007.229397-2-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-17T08:40:07","name":"[v2,2/2] gas: testsuite: Add microblaze reloc test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-2-neal.frager@amd.com/mbox/"},{"id":154262,"url":"https://patchwork.plctlab.org/api/1.2/patches/154262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017125840.544177-1-caiyinyu@loongson.cn/","msgid":"<20231017125840.544177-1-caiyinyu@loongson.cn>","list_archive_url":null,"date":"2023-10-17T12:58:40","name":"LoongArch: Correct comments.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017125840.544177-1-caiyinyu@loongson.cn/mbox/"},{"id":154303,"url":"https://patchwork.plctlab.org/api/1.2/patches/154303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017143039.647013-1-chigot@adacore.com/","msgid":"<20231017143039.647013-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-17T14:30:39","name":"objcopy: fix typo in --heap and --stack parser","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017143039.647013-1-chigot@adacore.com/mbox/"},{"id":154366,"url":"https://patchwork.plctlab.org/api/1.2/patches/154366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154352.4070250-1-lili.cui@intel.com/","msgid":"<20231017154352.4070250-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:43:52","name":"[v2,2/8] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154352.4070250-1-lili.cui@intel.com/mbox/"},{"id":154368,"url":"https://patchwork.plctlab.org/api/1.2/patches/154368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154500.4070336-1-lili.cui@intel.com/","msgid":"<20231017154500.4070336-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:45:00","name":"[v2,2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154500.4070336-1-lili.cui@intel.com/mbox/"},{"id":154372,"url":"https://patchwork.plctlab.org/api/1.2/patches/154372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154546.4070436-1-lili.cui@intel.com/","msgid":"<20231017154546.4070436-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:45:46","name":"[v2,3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154546.4070436-1-lili.cui@intel.com/mbox/"},{"id":154418,"url":"https://patchwork.plctlab.org/api/1.2/patches/154418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017185438.407796-1-torbjorn.svensson@foss.st.com/","msgid":"<20231017185438.407796-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-17T18:54:39","name":"libctf: Return CTF_ERR in ctf_type_resolve_unsliced PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017185438.407796-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":154615,"url":"https://patchwork.plctlab.org/api/1.2/patches/154615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018015527.37770-1-nelson@rivosinc.com/","msgid":"<20231018015527.37770-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-18T01:55:27","name":"[committed] RISC-V: Make sure rv32q conflict won'\''t affect the zfa gas testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018015527.37770-1-nelson@rivosinc.com/mbox/"},{"id":154802,"url":"https://patchwork.plctlab.org/api/1.2/patches/154802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87jzrkjjku.fsf@redhat.com/","msgid":"<87jzrkjjku.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-18T10:44:49","name":"RFC: Turning executable stack warnings into errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87jzrkjjku.fsf@redhat.com/mbox/"},{"id":154926,"url":"https://patchwork.plctlab.org/api/1.2/patches/154926/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018151406.255907-1-victor.donascimento@arm.com/","msgid":"<20231018151406.255907-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-18T15:13:55","name":"aarch64: Update aarch64-sys-regs.def header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018151406.255907-1-victor.donascimento@arm.com/mbox/"},{"id":155239,"url":"https://patchwork.plctlab.org/api/1.2/patches/155239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com/","msgid":"<7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-19T00:30:59","name":"[v2,1/1] RISC-V: Separate invalid/internal only ELF relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com/mbox/"},{"id":155245,"url":"https://patchwork.plctlab.org/api/1.2/patches/155245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com/","msgid":"<6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-19T01:07:38","name":"RISC-V: Remove semicolons from DECLARE_INSN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com/mbox/"},{"id":155280,"url":"https://patchwork.plctlab.org/api/1.2/patches/155280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019042113.29348-1-nelson@rivosinc.com/","msgid":"<20231019042113.29348-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-19T04:21:13","name":"[committed] RISC-V: Don'\''t do undefweak relaxations for the linker_def symbols.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019042113.29348-1-nelson@rivosinc.com/mbox/"},{"id":155404,"url":"https://patchwork.plctlab.org/api/1.2/patches/155404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019091726.69380-1-nelson@rivosinc.com/","msgid":"<20231019091726.69380-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-19T09:17:26","name":"RISC-V: Clarify the behaviors of SET/ADD/SUB relocations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019091726.69380-1-nelson@rivosinc.com/mbox/"},{"id":155452,"url":"https://patchwork.plctlab.org/api/1.2/patches/155452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019113740.2071556-1-neal.frager@amd.com/","msgid":"<20231019113740.2071556-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-19T11:37:40","name":"[v1,1/1] opcodes: microblaze: Fix bit masking bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019113740.2071556-1-neal.frager@amd.com/mbox/"},{"id":155643,"url":"https://patchwork.plctlab.org/api/1.2/patches/155643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edhqiowz.fsf@redhat.com/","msgid":"<87edhqiowz.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-19T15:59:24","name":"RFC: Disassembly with call frame information","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edhqiowz.fsf@redhat.com/mbox/"},{"id":155668,"url":"https://patchwork.plctlab.org/api/1.2/patches/155668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019173948.266400-1-nick.alcock@oracle.com/","msgid":"<20231019173948.266400-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-10-19T17:39:48","name":"libctf: fix creation-time parent/child dict confusions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019173948.266400-1-nick.alcock@oracle.com/mbox/"},{"id":155702,"url":"https://patchwork.plctlab.org/api/1.2/patches/155702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019195509.19650-1-jose.marchesi@oracle.com/","msgid":"<20231019195509.19650-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-19T19:55:09","name":"[COMMITTED] ld: fix typo in ld.texi metdata->metadata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019195509.19650-1-jose.marchesi@oracle.com/mbox/"},{"id":156157,"url":"https://patchwork.plctlab.org/api/1.2/patches/156157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231020142654.748639-1-neal.frager@amd.com/","msgid":"<20231020142654.748639-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-20T14:26:54","name":"[v1,1/1] gas: testsuite: microblaze: cosmetic fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231020142654.748639-1-neal.frager@amd.com/mbox/"},{"id":156377,"url":"https://patchwork.plctlab.org/api/1.2/patches/156377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com/","msgid":"<872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T00:45:59","name":"[1/1] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156383,"url":"https://patchwork.plctlab.org/api/1.2/patches/156383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com/","msgid":"<59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T02:17:20","name":"[v2,1/1] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156390,"url":"https://patchwork.plctlab.org/api/1.2/patches/156390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com/","msgid":"<46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T03:12:09","name":"[1/1] RISC-V: Add support for '\''Zacas'\'' atomic CAS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156515,"url":"https://patchwork.plctlab.org/api/1.2/patches/156515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com/","msgid":"<3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-22T03:53:31","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for the '\''Zalasr'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156516,"url":"https://patchwork.plctlab.org/api/1.2/patches/156516/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com/","msgid":"<1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-22T03:54:22","name":"[v2] RISC-V: Add support for '\''Zacas'\'' atomic CAS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156517,"url":"https://patchwork.plctlab.org/api/1.2/patches/156517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b82eac88d4a08c1758dd2824cd0e81fac63de704.1697947000.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-22T03:57:15","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for '\''Zabha'\'' subword AMO extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b82eac88d4a08c1758dd2824cd0e81fac63de704.1697947000.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156612,"url":"https://patchwork.plctlab.org/api/1.2/patches/156612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZTWz/1sTLTpXo++X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-22T23:45:03","name":"bfd-in2.h BFD_RELOC_* comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZTWz/1sTLTpXo++X@squeak.grove.modra.org/mbox/"},{"id":156655,"url":"https://patchwork.plctlab.org/api/1.2/patches/156655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231023033008.3256485-1-lin1.hu@intel.com/","msgid":"<20231023033008.3256485-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-23T03:30:08","name":"[5/8,v2] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231023033008.3256485-1-lin1.hu@intel.com/mbox/"},{"id":157273,"url":"https://patchwork.plctlab.org/api/1.2/patches/157273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024080132.1181-1-tdevries@suse.de/","msgid":"<20231024080132.1181-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-24T08:01:32","name":"[readelf] Handle unknown name of main in .gdb_index section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024080132.1181-1-tdevries@suse.de/mbox/"},{"id":157615,"url":"https://patchwork.plctlab.org/api/1.2/patches/157615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024160206.3818478-1-vladimir.mezentsev@oracle.com/","msgid":"<20231024160206.3818478-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-24T16:02:06","name":"gprofng: Fix -Wformat= warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024160206.3818478-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":157774,"url":"https://patchwork.plctlab.org/api/1.2/patches/157774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkkl4Bs89Sc0P0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:42:58","name":"asan: NULL deref in alpha_ecoff_get_relocated_section_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkkl4Bs89Sc0P0@squeak.grove.modra.org/mbox/"},{"id":157775,"url":"https://patchwork.plctlab.org/api/1.2/patches/157775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkrTaF/BoliqLS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:43:25","name":"asan: out of memory in som_set_reloc_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkrTaF/BoliqLS@squeak.grove.modra.org/mbox/"},{"id":157776,"url":"https://patchwork.plctlab.org/api/1.2/patches/157776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkzKZLcubIfT1S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:43:56","name":"asan: _bfd_elf_slurp_version_tables memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkzKZLcubIfT1S@squeak.grove.modra.org/mbox/"},{"id":157950,"url":"https://patchwork.plctlab.org/api/1.2/patches/157950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025091146.2362774-1-lin1.hu@intel.com/","msgid":"<20231025091146.2362774-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-25T09:11:46","name":"[v3] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025091146.2362774-1-lin1.hu@intel.com/mbox/"},{"id":158102,"url":"https://patchwork.plctlab.org/api/1.2/patches/158102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-2-c@jia.je/","msgid":"<20231025135347.289277-2-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:50","name":"[1/3] as: Add new atomic instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-2-c@jia.je/mbox/"},{"id":158103,"url":"https://patchwork.plctlab.org/api/1.2/patches/158103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-3-c@jia.je/","msgid":"<20231025135347.289277-3-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:51","name":"[2/3] as: Add new estimated reciprocal instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-3-c@jia.je/mbox/"},{"id":158104,"url":"https://patchwork.plctlab.org/api/1.2/patches/158104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-4-c@jia.je/","msgid":"<20231025135347.289277-4-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:52","name":"[3/3] gas: add loongarch v1.1 to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-4-c@jia.je/mbox/"},{"id":158409,"url":"https://patchwork.plctlab.org/api/1.2/patches/158409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026062158.3054598-1-lin1.hu@intel.com/","msgid":"<20231026062158.3054598-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-26T06:21:58","name":"[v4] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026062158.3054598-1-lin1.hu@intel.com/mbox/"},{"id":158469,"url":"https://patchwork.plctlab.org/api/1.2/patches/158469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-2-c@jia.je/","msgid":"<20231026093646.20609-2-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:13","name":"[v2,1/3] as: Add new atomic instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-2-c@jia.je/mbox/"},{"id":158471,"url":"https://patchwork.plctlab.org/api/1.2/patches/158471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-3-c@jia.je/","msgid":"<20231026093646.20609-3-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:14","name":"[v2,2/3] as: Add new estimated reciprocal instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-3-c@jia.je/mbox/"},{"id":158470,"url":"https://patchwork.plctlab.org/api/1.2/patches/158470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-4-c@jia.je/","msgid":"<20231026093646.20609-4-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:15","name":"[v2,3/3] gas: add loongarch v1.1 to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-4-c@jia.je/mbox/"},{"id":158505,"url":"https://patchwork.plctlab.org/api/1.2/patches/158505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026112404.331299-1-lin1.hu@intel.com/","msgid":"<20231026112404.331299-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-26T11:24:04","name":"[v5] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026112404.331299-1-lin1.hu@intel.com/mbox/"},{"id":158657,"url":"https://patchwork.plctlab.org/api/1.2/patches/158657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-2-tom@tromey.com/","msgid":"<20231026191435.204144-2-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:49","name":"[1/3] Make _bfd_error_buf static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-2-tom@tromey.com/mbox/"},{"id":158654,"url":"https://patchwork.plctlab.org/api/1.2/patches/158654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-3-tom@tromey.com/","msgid":"<20231026191435.204144-3-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:50","name":"[2/3] Make various error-related globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-3-tom@tromey.com/mbox/"},{"id":158655,"url":"https://patchwork.plctlab.org/api/1.2/patches/158655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-4-tom@tromey.com/","msgid":"<20231026191435.204144-4-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:51","name":"[3/3] Add minimal thread-safety to BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-4-tom@tromey.com/mbox/"},{"id":158641,"url":"https://patchwork.plctlab.org/api/1.2/patches/158641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-2-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:29","name":"[V1,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-2-indu.bhagat@oracle.com/mbox/"},{"id":158653,"url":"https://patchwork.plctlab.org/api/1.2/patches/158653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-4-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:31","name":"[V1,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-4-indu.bhagat@oracle.com/mbox/"},{"id":158642,"url":"https://patchwork.plctlab.org/api/1.2/patches/158642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-5-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:32","name":"[V1,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-5-indu.bhagat@oracle.com/mbox/"},{"id":158652,"url":"https://patchwork.plctlab.org/api/1.2/patches/158652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-6-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:33","name":"[V1,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-6-indu.bhagat@oracle.com/mbox/"},{"id":158643,"url":"https://patchwork.plctlab.org/api/1.2/patches/158643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-7-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:34","name":"[V1,6/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-7-indu.bhagat@oracle.com/mbox/"},{"id":158656,"url":"https://patchwork.plctlab.org/api/1.2/patches/158656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-8-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:35","name":"[V1,7/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-8-indu.bhagat@oracle.com/mbox/"},{"id":158658,"url":"https://patchwork.plctlab.org/api/1.2/patches/158658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-9-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:36","name":"[V1,8/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-9-indu.bhagat@oracle.com/mbox/"},{"id":158651,"url":"https://patchwork.plctlab.org/api/1.2/patches/158651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-10-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:37","name":"[V1,9/9] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-10-indu.bhagat@oracle.com/mbox/"},{"id":158717,"url":"https://patchwork.plctlab.org/api/1.2/patches/158717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027003917.67308-1-nelson@rivosinc.com/","msgid":"<20231027003917.67308-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-27T00:39:17","name":"RISC-V: Dump instruction without checking architecture support as usual.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027003917.67308-1-nelson@rivosinc.com/mbox/"},{"id":158866,"url":"https://patchwork.plctlab.org/api/1.2/patches/158866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027090044.481533-1-lin1.hu@intel.com/","msgid":"<20231027090044.481533-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-27T09:00:44","name":"[v5] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027090044.481533-1-lin1.hu@intel.com/mbox/"},{"id":159223,"url":"https://patchwork.plctlab.org/api/1.2/patches/159223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044531.9416-1-jose.marchesi@oracle.com/","msgid":"<20231028044531.9416-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-28T04:45:31","name":"[COMMITTED] opcodes: bpf-dis.c: fix typo in comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044531.9416-1-jose.marchesi@oracle.com/mbox/"},{"id":159224,"url":"https://patchwork.plctlab.org/api/1.2/patches/159224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044909.9705-1-jose.marchesi@oracle.com/","msgid":"<20231028044909.9705-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-28T04:49:09","name":"[COMMITTED] gas: tc-bpf.c: fix formatting of comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044909.9705-1-jose.marchesi@oracle.com/mbox/"},{"id":159568,"url":"https://patchwork.plctlab.org/api/1.2/patches/159568/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030090708.2006370-1-cailulu@loongson.cn/","msgid":"<20231030090708.2006370-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-30T09:07:08","name":"Add support for ilp32 register alias.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030090708.2006370-1-cailulu@loongson.cn/mbox/"},{"id":159721,"url":"https://patchwork.plctlab.org/api/1.2/patches/159721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878r7k719k.fsf@redhat.com/","msgid":"<878r7k719k.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-30T12:17:27","name":"Add partial support for R_BPF_64_NODLYD32 reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878r7k719k.fsf@redhat.com/mbox/"},{"id":159769,"url":"https://patchwork.plctlab.org/api/1.2/patches/159769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05210620-3cfc-d254-1e35-35a0bad179e7@suse.com/","msgid":"<05210620-3cfc-d254-1e35-35a0bad179e7@suse.com>","list_archive_url":null,"date":"2023-10-30T14:38:19","name":"gas: correct ignoring of C-style number suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05210620-3cfc-d254-1e35-35a0bad179e7@suse.com/mbox/"},{"id":159770,"url":"https://patchwork.plctlab.org/api/1.2/patches/159770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/50e0a967-2e23-5458-c617-c59182262f55@suse.com/","msgid":"<50e0a967-2e23-5458-c617-c59182262f55@suse.com>","list_archive_url":null,"date":"2023-10-30T14:40:42","name":"x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/50e0a967-2e23-5458-c617-c59182262f55@suse.com/mbox/"},{"id":159771,"url":"https://patchwork.plctlab.org/api/1.2/patches/159771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e21ec918-3a09-66a9-789d-d1ef5144aa81@suse.com/","msgid":"","list_archive_url":null,"date":"2023-10-30T14:46:12","name":"[1/4] RISC-V: make FLQ/FSQ macro-insns work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e21ec918-3a09-66a9-789d-d1ef5144aa81@suse.com/mbox/"},{"id":159772,"url":"https://patchwork.plctlab.org/api/1.2/patches/159772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com/","msgid":"<3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com>","list_archive_url":null,"date":"2023-10-30T14:46:40","name":"[2/4] RISC-V: add F- and D-extension testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com/mbox/"},{"id":159773,"url":"https://patchwork.plctlab.org/api/1.2/patches/159773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f730d726-3667-bb23-9e6f-fda9a8a6ee13@suse.com/","msgid":"","list_archive_url":null,"date":"2023-10-30T14:47:16","name":"[3/4] RISC-V: Lx/Sx macro insn tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f730d726-3667-bb23-9e6f-fda9a8a6ee13@suse.com/mbox/"},{"id":159774,"url":"https://patchwork.plctlab.org/api/1.2/patches/159774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com/","msgid":"<9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com>","list_archive_url":null,"date":"2023-10-30T14:47:49","name":"[4/4] RISC-V: reduce redundancy in load/store macro insn handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com/mbox/"},{"id":159782,"url":"https://patchwork.plctlab.org/api/1.2/patches/159782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030150212.21445-1-jose.marchesi@oracle.com/","msgid":"<20231030150212.21445-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-30T15:02:12","name":"gas: bpf: new test for MOV with C-like numbers ll suffix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030150212.21445-1-jose.marchesi@oracle.com/mbox/"},{"id":159813,"url":"https://patchwork.plctlab.org/api/1.2/patches/159813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-2-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:28","name":"[V2,01/10] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-2-indu.bhagat@oracle.com/mbox/"},{"id":159811,"url":"https://patchwork.plctlab.org/api/1.2/patches/159811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-3-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:29","name":"[V2,02/10] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-3-indu.bhagat@oracle.com/mbox/"},{"id":159812,"url":"https://patchwork.plctlab.org/api/1.2/patches/159812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-4-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:30","name":"[V2,03/10] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-4-indu.bhagat@oracle.com/mbox/"},{"id":159816,"url":"https://patchwork.plctlab.org/api/1.2/patches/159816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-5-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:31","name":"[V2,04/10] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-5-indu.bhagat@oracle.com/mbox/"},{"id":159817,"url":"https://patchwork.plctlab.org/api/1.2/patches/159817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-6-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:32","name":"[V2,05/10] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-6-indu.bhagat@oracle.com/mbox/"},{"id":159819,"url":"https://patchwork.plctlab.org/api/1.2/patches/159819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-7-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:33","name":"[V2,06/10] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-7-indu.bhagat@oracle.com/mbox/"},{"id":159820,"url":"https://patchwork.plctlab.org/api/1.2/patches/159820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-8-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:34","name":"[V2,07/10] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-8-indu.bhagat@oracle.com/mbox/"},{"id":159814,"url":"https://patchwork.plctlab.org/api/1.2/patches/159814/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-9-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:35","name":"[V2,08/10] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-9-indu.bhagat@oracle.com/mbox/"},{"id":159818,"url":"https://patchwork.plctlab.org/api/1.2/patches/159818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-10-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:36","name":"[V2,09/10] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-10-indu.bhagat@oracle.com/mbox/"},{"id":159815,"url":"https://patchwork.plctlab.org/api/1.2/patches/159815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-11-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:37","name":"[V2,10/10] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-11-indu.bhagat@oracle.com/mbox/"},{"id":159876,"url":"https://patchwork.plctlab.org/api/1.2/patches/159876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030210247.2379462-1-ruud.vanderpas@oracle.com/","msgid":"<20231030210247.2379462-1-ruud.vanderpas@oracle.com>","list_archive_url":null,"date":"2023-10-30T21:02:47","name":"gprofng: updated man pages and new man page for gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030210247.2379462-1-ruud.vanderpas@oracle.com/mbox/"},{"id":159921,"url":"https://patchwork.plctlab.org/api/1.2/patches/159921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031021410.1543517-1-lin1.hu@intel.com/","msgid":"<20231031021410.1543517-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-31T02:14:10","name":"[v6] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031021410.1543517-1-lin1.hu@intel.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-10/mbox/"},{"id":40,"url":"https://patchwork.plctlab.org/api/1.2/bundles/40/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":160293,"url":"https://patchwork.plctlab.org/api/1.2/patches/160293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com/","msgid":"<20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com>","list_archive_url":null,"date":"2023-10-31T17:39:19","name":"[Binutils] aarch64: Add support for Armv8.9-A and Armv9.4-A Architectures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com/mbox/"},{"id":160294,"url":"https://patchwork.plctlab.org/api/1.2/patches/160294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031173922.4836-1-liuyang22@iscas.ac.cn/","msgid":"<20231031173922.4836-1-liuyang22@iscas.ac.cn>","list_archive_url":null,"date":"2023-10-31T17:39:22","name":"gdb: RISC-V: Refine lr/sc sequence support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031173922.4836-1-liuyang22@iscas.ac.cn/mbox/"},{"id":160297,"url":"https://patchwork.plctlab.org/api/1.2/patches/160297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com/","msgid":"<77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com>","list_archive_url":null,"date":"2023-10-31T17:46:52","name":"[BINUTILS] aarch64: Add support for Check Feature Status Extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com/mbox/"},{"id":160298,"url":"https://patchwork.plctlab.org/api/1.2/patches/160298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1878c0d-87c3-a1f7-390a-d38ea089800b@arm.com/","msgid":"","list_archive_url":null,"date":"2023-10-31T17:49:05","name":"[1/3,Binutils] aarch64: Add support for GCS extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1878c0d-87c3-a1f7-390a-d38ea089800b@arm.com/mbox/"},{"id":160299,"url":"https://patchwork.plctlab.org/api/1.2/patches/160299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f4d533f7-795b-a626-4043-4983eceb1eca@arm.com/","msgid":"","list_archive_url":null,"date":"2023-10-31T17:51:19","name":"[2/3,Binutils] aarch64: Add support for GCSB DSYNC instruction.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f4d533f7-795b-a626-4043-4983eceb1eca@arm.com/mbox/"},{"id":160300,"url":"https://patchwork.plctlab.org/api/1.2/patches/160300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/204e389f-7daa-74e9-935c-7284e87b55fd@arm.com/","msgid":"<204e389f-7daa-74e9-935c-7284e87b55fd@arm.com>","list_archive_url":null,"date":"2023-10-31T17:52:53","name":"[3/3,Binutils] aarch64: Add GCS system registers.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/204e389f-7daa-74e9-935c-7284e87b55fd@arm.com/mbox/"},{"id":160313,"url":"https://patchwork.plctlab.org/api/1.2/patches/160313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031192727.1703711-1-vladimir.mezentsev@oracle.com/","msgid":"<20231031192727.1703711-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-31T19:27:27","name":"gprofng: remove dependency on help2man","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031192727.1703711-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":160818,"url":"https://patchwork.plctlab.org/api/1.2/patches/160818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87msvwxyt9.fsf@redhat.com/","msgid":"<87msvwxyt9.fsf@redhat.com>","list_archive_url":null,"date":"2023-11-02T09:57:22","name":"Commit: ld x86_64 tests: Accept x86-64-v3 as a needed ISA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87msvwxyt9.fsf@redhat.com/mbox/"},{"id":160831,"url":"https://patchwork.plctlab.org/api/1.2/patches/160831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-2-lili.cui@intel.com/","msgid":"<20231102112911.2372810-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:04","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-2-lili.cui@intel.com/mbox/"},{"id":160832,"url":"https://patchwork.plctlab.org/api/1.2/patches/160832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-3-lili.cui@intel.com/","msgid":"<20231102112911.2372810-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:05","name":"[2/8] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-3-lili.cui@intel.com/mbox/"},{"id":160833,"url":"https://patchwork.plctlab.org/api/1.2/patches/160833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-4-lili.cui@intel.com/","msgid":"<20231102112911.2372810-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:06","name":"[3/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-4-lili.cui@intel.com/mbox/"},{"id":160837,"url":"https://patchwork.plctlab.org/api/1.2/patches/160837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-5-lili.cui@intel.com/","msgid":"<20231102112911.2372810-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:07","name":"[4/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-5-lili.cui@intel.com/mbox/"},{"id":160839,"url":"https://patchwork.plctlab.org/api/1.2/patches/160839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-6-lili.cui@intel.com/","msgid":"<20231102112911.2372810-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:08","name":"[5/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-6-lili.cui@intel.com/mbox/"},{"id":160834,"url":"https://patchwork.plctlab.org/api/1.2/patches/160834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-7-lili.cui@intel.com/","msgid":"<20231102112911.2372810-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:09","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-7-lili.cui@intel.com/mbox/"},{"id":160835,"url":"https://patchwork.plctlab.org/api/1.2/patches/160835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-8-lili.cui@intel.com/","msgid":"<20231102112911.2372810-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:10","name":"[7/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-8-lili.cui@intel.com/mbox/"},{"id":160836,"url":"https://patchwork.plctlab.org/api/1.2/patches/160836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-9-lili.cui@intel.com/","msgid":"<20231102112911.2372810-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:11","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-9-lili.cui@intel.com/mbox/"},{"id":161265,"url":"https://patchwork.plctlab.org/api/1.2/patches/161265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c537178-d071-8554-4095-0f58874c59d5@suse.com/","msgid":"<2c537178-d071-8554-4095-0f58874c59d5@suse.com>","list_archive_url":null,"date":"2023-11-03T12:35:14","name":"[v2] x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c537178-d071-8554-4095-0f58874c59d5@suse.com/mbox/"},{"id":161275,"url":"https://patchwork.plctlab.org/api/1.2/patches/161275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com/","msgid":"<637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com>","list_archive_url":null,"date":"2023-11-03T12:56:53","name":"[1/2] RISC-V: disallow x0 with certain macro-insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com/mbox/"},{"id":161276,"url":"https://patchwork.plctlab.org/api/1.2/patches/161276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3b74bf8-da41-1016-2294-37d246d78ecb@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T12:57:23","name":"[2/2] RISC-V: reduce redundancy in sign/zero extension macro insn handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3b74bf8-da41-1016-2294-37d246d78ecb@suse.com/mbox/"},{"id":161277,"url":"https://patchwork.plctlab.org/api/1.2/patches/161277/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com/","msgid":"<05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com>","list_archive_url":null,"date":"2023-11-03T13:02:14","name":"x86: rework UWRMSR operand swapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com/mbox/"},{"id":161300,"url":"https://patchwork.plctlab.org/api/1.2/patches/161300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com/","msgid":"<8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-03T13:15:32","name":"[1/5] bfd: aarch64: Fix BTI stub optimization PR30957","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161294,"url":"https://patchwork.plctlab.org/api/1.2/patches/161294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com/","msgid":"<8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-03T13:15:38","name":"[2/5] bfd: aarch64: Fix broken BTI stub PR30930","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161293,"url":"https://patchwork.plctlab.org/api/1.2/patches/161293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cd8a8fb9234e743fc74e0f0125e8df71a904d1ab.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:44","name":"[3/5] bfd: aarch64: Fix leaks in case of BTI stub reuse","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cd8a8fb9234e743fc74e0f0125e8df71a904d1ab.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161295,"url":"https://patchwork.plctlab.org/api/1.2/patches/161295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f72f9d26fc9b104d375a77aefeb679af88b04d43.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:50","name":"[4/5] bfd: aarch64: Avoid BTI stub for a PLT that has BTI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f72f9d26fc9b104d375a77aefeb679af88b04d43.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161303,"url":"https://patchwork.plctlab.org/api/1.2/patches/161303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3d13aae87880260e293ea2a9b351f1232261a6e.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:56","name":"[5/5] ld: aarch64: Add BTI stub insertion test PR30930","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3d13aae87880260e293ea2a9b351f1232261a6e.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161371,"url":"https://patchwork.plctlab.org/api/1.2/patches/161371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/SJ0PR11MB56006942F1BEB2EF7BBF292C9EA5A@SJ0PR11MB5600.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T16:50:29","name":"[V2,3/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/SJ0PR11MB56006942F1BEB2EF7BBF292C9EA5A@SJ0PR11MB5600.namprd11.prod.outlook.com/mbox/"},{"id":161482,"url":"https://patchwork.plctlab.org/api/1.2/patches/161482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-2-tom@tromey.com/","msgid":"<20231103234355.2012158-2-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:25","name":"[v2,1/3] Make _bfd_error_buf static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-2-tom@tromey.com/mbox/"},{"id":161480,"url":"https://patchwork.plctlab.org/api/1.2/patches/161480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-3-tom@tromey.com/","msgid":"<20231103234355.2012158-3-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:26","name":"[v2,2/3] Make various error-related globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-3-tom@tromey.com/mbox/"},{"id":161481,"url":"https://patchwork.plctlab.org/api/1.2/patches/161481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-4-tom@tromey.com/","msgid":"<20231103234355.2012158-4-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:27","name":"[v2,3/3] Add minimal thread-safety to BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-4-tom@tromey.com/mbox/"},{"id":161483,"url":"https://patchwork.plctlab.org/api/1.2/patches/161483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-1-victor.donascimento@arm.com/","msgid":"<20231103235317.2080506-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-03T23:53:12","name":"[1/2] aarch64: Add THE system register support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-1-victor.donascimento@arm.com/mbox/"},{"id":161484,"url":"https://patchwork.plctlab.org/api/1.2/patches/161484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-2-victor.donascimento@arm.com/","msgid":"<20231103235317.2080506-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-03T23:53:13","name":"[2/2] aarch64: Add 128-bit system register flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-2-victor.donascimento@arm.com/mbox/"},{"id":161913,"url":"https://patchwork.plctlab.org/api/1.2/patches/161913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106094935.97856-1-nelson@rivosinc.com/","msgid":"<20231106094935.97856-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-11-06T09:49:34","name":"[committed] RISC-V: Moved out linker internal relocations after R_RISCV_max.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106094935.97856-1-nelson@rivosinc.com/mbox/"},{"id":161914,"url":"https://patchwork.plctlab.org/api/1.2/patches/161914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095034.97901-1-nelson@rivosinc.com/","msgid":"<20231106095034.97901-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-11-06T09:50:34","name":"[committed] RISC-V: Make sure rv32q conflict won'\''t affect the fp-q-insns-32 gas testcase.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095034.97901-1-nelson@rivosinc.com/mbox/"},{"id":161915,"url":"https://patchwork.plctlab.org/api/1.2/patches/161915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095152.824833-1-chigot@adacore.com/","msgid":"<20231106095152.824833-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-11-06T09:51:52","name":"ld: print branch fixups into the map file for ppc elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095152.824833-1-chigot@adacore.com/mbox/"},{"id":161985,"url":"https://patchwork.plctlab.org/api/1.2/patches/161985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35582f50-382d-5be1-ce93-764c4708fdc0@suse.com/","msgid":"<35582f50-382d-5be1-ce93-764c4708fdc0@suse.com>","list_archive_url":null,"date":"2023-11-06T12:13:44","name":"[1/2] x86-64: extend expected-size check in check_qword_reg()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35582f50-382d-5be1-ce93-764c4708fdc0@suse.com/mbox/"},{"id":161986,"url":"https://patchwork.plctlab.org/api/1.2/patches/161986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/270043e8-7c64-6551-e32d-9695db3c255b@suse.com/","msgid":"<270043e8-7c64-6551-e32d-9695db3c255b@suse.com>","list_archive_url":null,"date":"2023-11-06T12:14:13","name":"[2/2] x86: fold conditionals in check_long_reg()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/270043e8-7c64-6551-e32d-9695db3c255b@suse.com/mbox/"},{"id":162011,"url":"https://patchwork.plctlab.org/api/1.2/patches/162011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-2-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:46","name":"[1/3] aarch64: Add LSE128 instruction operand support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-2-victor.donascimento@arm.com/mbox/"},{"id":162010,"url":"https://patchwork.plctlab.org/api/1.2/patches/162010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-3-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-3-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:47","name":"[2/3] aarch64: Add arch support for LSE128 extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-3-victor.donascimento@arm.com/mbox/"},{"id":162012,"url":"https://patchwork.plctlab.org/api/1.2/patches/162012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-4-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-4-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:48","name":"[3/3] aarch64: Add LSE128 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-4-victor.donascimento@arm.com/mbox/"},{"id":162019,"url":"https://patchwork.plctlab.org/api/1.2/patches/162019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com/","msgid":"<1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com>","list_archive_url":null,"date":"2023-11-06T14:03:40","name":"[1/2] x86: conditionally hide object-format-specific functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com/mbox/"},{"id":162020,"url":"https://patchwork.plctlab.org/api/1.2/patches/162020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com/","msgid":"<9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com>","list_archive_url":null,"date":"2023-11-06T14:04:05","name":"[2/2] x86: use IS_ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com/mbox/"},{"id":162023,"url":"https://patchwork.plctlab.org/api/1.2/patches/162023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-1-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:53","name":"[1/3] aarch64: Add FEAT_SPECRES2 support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-1-andrea.corallo@arm.com/mbox/"},{"id":162021,"url":"https://patchwork.plctlab.org/api/1.2/patches/162021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-2-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-2-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:54","name":"[2/3] aarch64: Add FEAT_ECBHB support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-2-andrea.corallo@arm.com/mbox/"},{"id":162024,"url":"https://patchwork.plctlab.org/api/1.2/patches/162024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-3-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-3-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:55","name":"[3/3] aarch64: Add FEAT_ITE support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-3-andrea.corallo@arm.com/mbox/"},{"id":162022,"url":"https://patchwork.plctlab.org/api/1.2/patches/162022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com/","msgid":"<66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com>","list_archive_url":null,"date":"2023-11-06T14:05:20","name":"gas: S_GET_{NAME,SEGMENT}() don'\''t alter their input symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com/mbox/"},{"id":162030,"url":"https://patchwork.plctlab.org/api/1.2/patches/162030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com/","msgid":"<56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com>","list_archive_url":null,"date":"2023-11-06T14:22:12","name":"[1/2] x86: CPU-qualify {disp16} / {disp32}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com/mbox/"},{"id":162031,"url":"https://patchwork.plctlab.org/api/1.2/patches/162031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8725897-acbb-2376-2ac7-2401177bf55b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-06T14:22:48","name":"[2/2] x86: don'\''t allow pseudo-prefixes to be overridden by legacy suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8725897-acbb-2376-2ac7-2401177bf55b@suse.com/mbox/"},{"id":162204,"url":"https://patchwork.plctlab.org/api/1.2/patches/162204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-2-dmalcolm@redhat.com/","msgid":"<20231106222959.2707741-2-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-06T22:29:57","name":"[1/2] libdiagnostics: header and examples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-2-dmalcolm@redhat.com/mbox/"},{"id":162205,"url":"https://patchwork.plctlab.org/api/1.2/patches/162205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-4-dmalcolm@redhat.com/","msgid":"<20231106222959.2707741-4-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-06T22:29:59","name":"binutils: experimental use of libdiagnostics in gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-4-dmalcolm@redhat.com/mbox/"},{"id":162353,"url":"https://patchwork.plctlab.org/api/1.2/patches/162353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/048d0eab-244b-3ea4-454a-6162da91af6f@suse.com/","msgid":"<048d0eab-244b-3ea4-454a-6162da91af6f@suse.com>","list_archive_url":null,"date":"2023-11-07T09:34:13","name":"x86: Intel Core processors do not support CMPXCHG16B","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/048d0eab-244b-3ea4-454a-6162da91af6f@suse.com/mbox/"},{"id":162436,"url":"https://patchwork.plctlab.org/api/1.2/patches/162436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231107115211.1200468-1-mengqinggang@loongson.cn/","msgid":"<20231107115211.1200468-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-07T11:52:11","name":"LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231107115211.1200468-1-mengqinggang@loongson.cn/mbox/"},{"id":162453,"url":"https://patchwork.plctlab.org/api/1.2/patches/162453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf55192f-3dc7-7862-9434-75eab063768e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-07T13:07:46","name":"[v3,1/2] x86: Cpu64 handling improvements","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf55192f-3dc7-7862-9434-75eab063768e@suse.com/mbox/"},{"id":162454,"url":"https://patchwork.plctlab.org/api/1.2/patches/162454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com/","msgid":"<0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com>","list_archive_url":null,"date":"2023-11-07T13:08:27","name":"[v3,2/2] x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com/mbox/"},{"id":162674,"url":"https://patchwork.plctlab.org/api/1.2/patches/162674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com/","msgid":"<6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com>","list_archive_url":null,"date":"2023-11-07T16:35:07","name":"[v3,3/2] x86: do away with is_evex_encoding()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com/mbox/"},{"id":162678,"url":"https://patchwork.plctlab.org/api/1.2/patches/162678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071650430.15233@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-11-07T16:51:22","name":"ld: Avoid overflows in string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071650430.15233@wotan.suse.de/mbox/"},{"id":162679,"url":"https://patchwork.plctlab.org/api/1.2/patches/162679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071651280.15233@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-11-07T16:51:39","name":"bfd: use less memory in string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071651280.15233@wotan.suse.de/mbox/"},{"id":163401,"url":"https://patchwork.plctlab.org/api/1.2/patches/163401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109134413.3536899-1-victor.donascimento@arm.com/","msgid":"<20231109134413.3536899-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-09T13:43:56","name":"aarch64: Fix error in THE system register checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109134413.3536899-1-victor.donascimento@arm.com/mbox/"},{"id":163408,"url":"https://patchwork.plctlab.org/api/1.2/patches/163408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109150127.3022784-1-szabolcs.nagy@arm.com/","msgid":"<20231109150127.3022784-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-09T15:01:27","name":"[committed] ld: aarch64: Use lp64 abi in recent BTI stub tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109150127.3022784-1-szabolcs.nagy@arm.com/mbox/"},{"id":163460,"url":"https://patchwork.plctlab.org/api/1.2/patches/163460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae7fe07-e056-c69c-5552-b6d1a02fab7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-09T15:58:24","name":"x86: improve a few diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae7fe07-e056-c69c-5552-b6d1a02fab7c@suse.com/mbox/"},{"id":163773,"url":"https://patchwork.plctlab.org/api/1.2/patches/163773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110055812.496489-1-yunqiang.su@cipunited.com/","msgid":"<20231110055812.496489-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T05:58:12","name":"[v5] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110055812.496489-1-yunqiang.su@cipunited.com/mbox/"},{"id":163774,"url":"https://patchwork.plctlab.org/api/1.2/patches/163774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110060133.496600-1-yunqiang.su@cipunited.com/","msgid":"<20231110060133.496600-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:01:33","name":"[v3] GAS/MIPS: Add mips16-e-irix.d testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110060133.496600-1-yunqiang.su@cipunited.com/mbox/"},{"id":163796,"url":"https://patchwork.plctlab.org/api/1.2/patches/163796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-2-yunqiang.su@cipunited.com/","msgid":"<20231110065344.684877-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:53:43","name":"[v4,1/2] GAS/MIPS: Convert module-defer-warn2 to .d format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-2-yunqiang.su@cipunited.com/mbox/"},{"id":163792,"url":"https://patchwork.plctlab.org/api/1.2/patches/163792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-3-yunqiang.su@cipunited.com/","msgid":"<20231110065344.684877-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:53:44","name":"[v4,2/2] GAS/MIPS: Add module-defer-warn2-r2 testcase for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-3-yunqiang.su@cipunited.com/mbox/"},{"id":163779,"url":"https://patchwork.plctlab.org/api/1.2/patches/163779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110071759.1640-1-jinma@linux.alibaba.com/","msgid":"<20231110071759.1640-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:17:59","name":"[01/12] RISC-V: Add T-Head VECTOR vendor extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110071759.1640-1-jinma@linux.alibaba.com/mbox/"},{"id":163780,"url":"https://patchwork.plctlab.org/api/1.2/patches/163780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072015.1684-1-jinma@linux.alibaba.com/","msgid":"<20231110072015.1684-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:20:15","name":"[02/12] RISC-V: Add CSRs for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072015.1684-1-jinma@linux.alibaba.com/mbox/"},{"id":163781,"url":"https://patchwork.plctlab.org/api/1.2/patches/163781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072334.1782-1-jinma@linux.alibaba.com/","msgid":"<20231110072334.1782-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:23:33","name":"[04/12] RISC-V: Add load/store instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072334.1782-1-jinma@linux.alibaba.com/mbox/"},{"id":163782,"url":"https://patchwork.plctlab.org/api/1.2/patches/163782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072459.1826-1-jinma@linux.alibaba.com/","msgid":"<20231110072459.1826-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:24:59","name":"[05/12] RISC-V: Add the sub-extension \"XTheadZvlsseg\" for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072459.1826-1-jinma@linux.alibaba.com/mbox/"},{"id":163783,"url":"https://patchwork.plctlab.org/api/1.2/patches/163783/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073118.1917-1-jinma@linux.alibaba.com/","msgid":"<20231110073118.1917-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:31:18","name":"[07/12] RISC-V: Add integer arithmetic instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073118.1917-1-jinma@linux.alibaba.com/mbox/"},{"id":163784,"url":"https://patchwork.plctlab.org/api/1.2/patches/163784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073156.1961-1-jinma@linux.alibaba.com/","msgid":"<20231110073156.1961-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:31:56","name":"[08/12] RISC-V: Add fixed-point arithmetic instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073156.1961-1-jinma@linux.alibaba.com/mbox/"},{"id":163785,"url":"https://patchwork.plctlab.org/api/1.2/patches/163785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073337.2049-1-jinma@linux.alibaba.com/","msgid":"<20231110073337.2049-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:33:37","name":"[10/12] RISC-V: Add reductions instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073337.2049-1-jinma@linux.alibaba.com/mbox/"},{"id":163786,"url":"https://patchwork.plctlab.org/api/1.2/patches/163786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073435.2098-1-jinma@linux.alibaba.com/","msgid":"<20231110073435.2098-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:34:35","name":"[11/12] RISC-V: Add vector mask instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073435.2098-1-jinma@linux.alibaba.com/mbox/"},{"id":163787,"url":"https://patchwork.plctlab.org/api/1.2/patches/163787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073514.2142-1-jinma@linux.alibaba.com/","msgid":"<20231110073514.2142-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:35:14","name":"[12/12] RISC-V: Add vector permutation instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073514.2142-1-jinma@linux.alibaba.com/mbox/"},{"id":164352,"url":"https://patchwork.plctlab.org/api/1.2/patches/164352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-4-yunqiang.su@cipunited.com/","msgid":"<20231113050549.702494-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T05:05:48","name":"[v5,3/4] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-4-yunqiang.su@cipunited.com/mbox/"},{"id":164365,"url":"https://patchwork.plctlab.org/api/1.2/patches/164365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-5-yunqiang.su@cipunited.com/","msgid":"<20231113050549.702494-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T05:05:49","name":"[v5,4/4] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-5-yunqiang.su@cipunited.com/mbox/"},{"id":164392,"url":"https://patchwork.plctlab.org/api/1.2/patches/164392/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113095458.1066529-1-yunqiang.su@cipunited.com/","msgid":"<20231113095458.1066529-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T09:54:58","name":"MIPS: Fix binutils-all tests for r6 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113095458.1066529-1-yunqiang.su@cipunited.com/mbox/"},{"id":164401,"url":"https://patchwork.plctlab.org/api/1.2/patches/164401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113104348.90526-1-nick.alcock@oracle.com/","msgid":"<20231113104348.90526-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-11-13T10:43:48","name":"libctf: adding CU mappings should be idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113104348.90526-1-nick.alcock@oracle.com/mbox/"},{"id":164444,"url":"https://patchwork.plctlab.org/api/1.2/patches/164444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-2-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:23","name":"[1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-2-mary.bennett@embecosm.com/mbox/"},{"id":164445,"url":"https://patchwork.plctlab.org/api/1.2/patches/164445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-3-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:24","name":"[2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-3-mary.bennett@embecosm.com/mbox/"},{"id":164446,"url":"https://patchwork.plctlab.org/api/1.2/patches/164446/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-4-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:25","name":"[3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-4-mary.bennett@embecosm.com/mbox/"},{"id":164699,"url":"https://patchwork.plctlab.org/api/1.2/patches/164699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114012809.466953-1-cailulu@loongson.cn/","msgid":"<20231114012809.466953-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-11-14T01:28:09","name":"LoongArch: fix internal error when gas handling unsupported relocation type name.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114012809.466953-1-cailulu@loongson.cn/mbox/"},{"id":164706,"url":"https://patchwork.plctlab.org/api/1.2/patches/164706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114025856.863065-1-lin1.hu@intel.com/","msgid":"<20231114025856.863065-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-11-14T02:58:56","name":"[1/2] Reorder APX insns in i386.tbl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114025856.863065-1-lin1.hu@intel.com/mbox/"},{"id":164737,"url":"https://patchwork.plctlab.org/api/1.2/patches/164737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114062201.1499958-1-yunqiang.su@cipunited.com/","msgid":"<20231114062201.1499958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-14T06:22:01","name":"GAS/MIPS: add \"--defsym r6=\" for default when it'\''s r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114062201.1499958-1-yunqiang.su@cipunited.com/mbox/"},{"id":164801,"url":"https://patchwork.plctlab.org/api/1.2/patches/164801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114100305.1501344-1-yunqiang.su@cipunited.com/","msgid":"<20231114100305.1501344-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-14T10:03:05","name":"MIPS: Fix Irix gas testcases about pdr section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114100305.1501344-1-yunqiang.su@cipunited.com/mbox/"},{"id":165041,"url":"https://patchwork.plctlab.org/api/1.2/patches/165041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-2-david.faust@oracle.com/","msgid":"<20231114175805.7783-2-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-14T17:58:04","name":"[1/2] gas: add symbol_table_remove","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-2-david.faust@oracle.com/mbox/"},{"id":165042,"url":"https://patchwork.plctlab.org/api/1.2/patches/165042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-3-david.faust@oracle.com/","msgid":"<20231114175805.7783-3-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-14T17:58:05","name":"[2/2] bpf: remove symbols created during failed parse","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-3-david.faust@oracle.com/mbox/"},{"id":165143,"url":"https://patchwork.plctlab.org/api/1.2/patches/165143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115025925.2891038-1-lin1.hu@intel.com/","msgid":"<20231115025925.2891038-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-11-15T02:59:25","name":"[v3] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115025925.2891038-1-lin1.hu@intel.com/mbox/"},{"id":165382,"url":"https://patchwork.plctlab.org/api/1.2/patches/165382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115134650.567742-1-sam@gentoo.org/","msgid":"<20231115134650.567742-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-11-15T13:46:49","name":"[COMMITTED] Finalized intl-update patches (deux)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115134650.567742-1-sam@gentoo.org/mbox/"},{"id":165442,"url":"https://patchwork.plctlab.org/api/1.2/patches/165442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115151806.2556428-1-sam@gentoo.org/","msgid":"<20231115151806.2556428-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-11-15T15:18:05","name":"[COMMITTED] Finalized intl-update patches (trois)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115151806.2556428-1-sam@gentoo.org/mbox/"},{"id":165703,"url":"https://patchwork.plctlab.org/api/1.2/patches/165703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-2-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:02","name":"[v1,1/6] LoongArch: Fix ld --no-relax bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-2-mengqinggang@loongson.cn/mbox/"},{"id":165705,"url":"https://patchwork.plctlab.org/api/1.2/patches/165705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-3-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:03","name":"[v1,2/6] LoongArch: Directly delete relaxed instuctions in first relaxation pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-3-mengqinggang@loongson.cn/mbox/"},{"id":165704,"url":"https://patchwork.plctlab.org/api/1.2/patches/165704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-4-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:04","name":"[v1,3/6] LoongArch: Multiple relax_trip in one relax_pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-4-mengqinggang@loongson.cn/mbox/"},{"id":165706,"url":"https://patchwork.plctlab.org/api/1.2/patches/165706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-6-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:06","name":"[v1,5/6] LoongArch: Modify link_info.relax_pass from 3 to 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-6-mengqinggang@loongson.cn/mbox/"},{"id":165772,"url":"https://patchwork.plctlab.org/api/1.2/patches/165772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com/","msgid":"<8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com>","list_archive_url":null,"date":"2023-11-16T11:28:24","name":"[2/5,BINUTILS] aarch64: Add features to the Statistical Profiling Extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com/mbox/"},{"id":165773,"url":"https://patchwork.plctlab.org/api/1.2/patches/165773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com/","msgid":"<122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com>","list_archive_url":null,"date":"2023-11-16T11:31:19","name":"[3/5,BINUTILS] aarch64: Add support to new features in RAS extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com/mbox/"},{"id":165774,"url":"https://patchwork.plctlab.org/api/1.2/patches/165774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com/","msgid":"<82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com>","list_archive_url":null,"date":"2023-11-16T11:38:03","name":"[4/5,BINUTILS] aarch64: Add new AT system instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com/mbox/"},{"id":165777,"url":"https://patchwork.plctlab.org/api/1.2/patches/165777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com/","msgid":"<07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com>","list_archive_url":null,"date":"2023-11-16T11:43:59","name":"[BINUTILS] aarch64: Add ite feature system registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com/mbox/"},{"id":165962,"url":"https://patchwork.plctlab.org/api/1.2/patches/165962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com/","msgid":"<82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com>","list_archive_url":null,"date":"2023-11-16T23:35:57","name":"Fix read_ranges for 32-bit long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com/mbox/"},{"id":165989,"url":"https://patchwork.plctlab.org/api/1.2/patches/165989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117062053.1873-1-jinma@linux.alibaba.com/","msgid":"<20231117062053.1873-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-17T06:20:53","name":"RISC-V: Fix the wrong encoding and operand of the XTheadFmv extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117062053.1873-1-jinma@linux.alibaba.com/mbox/"},{"id":166287,"url":"https://patchwork.plctlab.org/api/1.2/patches/166287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117185428.10823-1-david.faust@oracle.com/","msgid":"<20231117185428.10823-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-17T18:54:28","name":"[v2] bpf: avoid creating wrong symbols while parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117185428.10823-1-david.faust@oracle.com/mbox/"},{"id":166587,"url":"https://patchwork.plctlab.org/api/1.2/patches/166587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231118172147.23338-1-jose.marchesi@oracle.com/","msgid":"<20231118172147.23338-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-18T17:21:47","name":"[COMMITED] gas: bpf: do not allow referring to register names as symbols in operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231118172147.23338-1-jose.marchesi@oracle.com/mbox/"},{"id":166953,"url":"https://patchwork.plctlab.org/api/1.2/patches/166953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120070642.1250737-1-jiawei@iscas.ac.cn/","msgid":"<20231120070642.1250737-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-11-20T07:06:41","name":"[v3,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120070642.1250737-1-jiawei@iscas.ac.cn/mbox/"},{"id":166968,"url":"https://patchwork.plctlab.org/api/1.2/patches/166968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com/","msgid":"<4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com>","list_archive_url":null,"date":"2023-11-20T08:03:15","name":"x86: also prefer VEX encoding over EVEX one for VCVTNEPS2BF16 when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com/mbox/"},{"id":166969,"url":"https://patchwork.plctlab.org/api/1.2/patches/166969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/665887a6-44f2-44a7-91e5-e8194db11758@suse.com/","msgid":"<665887a6-44f2-44a7-91e5-e8194db11758@suse.com>","list_archive_url":null,"date":"2023-11-20T08:06:41","name":"x86: shrink opcode sets table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/665887a6-44f2-44a7-91e5-e8194db11758@suse.com/mbox/"},{"id":167160,"url":"https://patchwork.plctlab.org/api/1.2/patches/167160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-2-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:30","name":"[1/6] s390: Position independent verification of relative addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-2-jremus@linux.ibm.com/mbox/"},{"id":167161,"url":"https://patchwork.plctlab.org/api/1.2/patches/167161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-3-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:31","name":"[2/6] s390: Add brasl edge test cases from ESA to z/Architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-3-jremus@linux.ibm.com/mbox/"},{"id":167162,"url":"https://patchwork.plctlab.org/api/1.2/patches/167162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-4-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:32","name":"[3/6] s390: Make operand table indices relative to each other","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-4-jremus@linux.ibm.com/mbox/"},{"id":167163,"url":"https://patchwork.plctlab.org/api/1.2/patches/167163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-5-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:33","name":"[4/6] s390: Align optional operand definition to specs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-5-jremus@linux.ibm.com/mbox/"},{"id":167159,"url":"https://patchwork.plctlab.org/api/1.2/patches/167159/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-6-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:34","name":"[5/6] s390: Add missing extended mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-6-jremus@linux.ibm.com/mbox/"},{"id":167164,"url":"https://patchwork.plctlab.org/api/1.2/patches/167164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-7-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:35","name":"[6/6] s390: Correct prno instruction name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-7-jremus@linux.ibm.com/mbox/"},{"id":167257,"url":"https://patchwork.plctlab.org/api/1.2/patches/167257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120163353.1488312-1-tom@tromey.com/","msgid":"<20231120163353.1488312-1-tom@tromey.com>","list_archive_url":null,"date":"2023-11-20T16:33:53","name":"[pushed] Restore .gdb_index v9 display in readelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120163353.1488312-1-tom@tromey.com/mbox/"},{"id":167504,"url":"https://patchwork.plctlab.org/api/1.2/patches/167504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121061113.1084-1-zengxiao@eswincomputing.com/","msgid":"<20231121061113.1084-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-21T06:11:13","name":"RISC-V: Update '\''Zfa'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121061113.1084-1-zengxiao@eswincomputing.com/mbox/"},{"id":167747,"url":"https://patchwork.plctlab.org/api/1.2/patches/167747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121134012.GA21972@lug-owl.de/","msgid":"<20231121134012.GA21972@lug-owl.de>","list_archive_url":null,"date":"2023-11-21T13:40:12","name":"PPC + ARC: Fix calloc() call","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121134012.GA21972@lug-owl.de/mbox/"},{"id":167857,"url":"https://patchwork.plctlab.org/api/1.2/patches/167857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121173447.29928-1-cupertino.miranda@oracle.com/","msgid":"<20231121173447.29928-1-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-11-21T17:34:47","name":"bpf: Fixed register parsing disambiguating with possible symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121173447.29928-1-cupertino.miranda@oracle.com/mbox/"},{"id":168008,"url":"https://patchwork.plctlab.org/api/1.2/patches/168008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-3-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-3-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:15","name":"[2/5] libdiagnostics v2: work-in-progress implementation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-3-dmalcolm@redhat.com/mbox/"},{"id":168006,"url":"https://patchwork.plctlab.org/api/1.2/patches/168006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-4-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-4-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:16","name":"[3/5] libdiagnostics v2: add C++ wrapper API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-4-dmalcolm@redhat.com/mbox/"},{"id":168009,"url":"https://patchwork.plctlab.org/api/1.2/patches/168009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-5-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-5-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:17","name":"[4/5] diagnostics: add diagnostic_context::get_location_text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-5-dmalcolm@redhat.com/mbox/"},{"id":168057,"url":"https://patchwork.plctlab.org/api/1.2/patches/168057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122013511.46088-1-patrick@rivosinc.com/","msgid":"<20231122013511.46088-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-22T01:35:11","name":"RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122013511.46088-1-patrick@rivosinc.com/mbox/"},{"id":168111,"url":"https://patchwork.plctlab.org/api/1.2/patches/168111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063716.1178790-1-yunqiang.su@cipunited.com/","msgid":"<20231122063716.1178790-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T06:37:16","name":"MIPS/GAS: Fix test failures due to jr encoding changes on r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063716.1178790-1-yunqiang.su@cipunited.com/mbox/"},{"id":168112,"url":"https://patchwork.plctlab.org/api/1.2/patches/168112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063929.1178834-1-yunqiang.su@cipunited.com/","msgid":"<20231122063929.1178834-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T06:39:29","name":"MIPS/GAS: Use addiu instead of addi in test elf-rel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063929.1178834-1-yunqiang.su@cipunited.com/mbox/"},{"id":168182,"url":"https://patchwork.plctlab.org/api/1.2/patches/168182/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122090547.1434920-1-yunqiang.su@cipunited.com/","msgid":"<20231122090547.1434920-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T09:05:47","name":"MIPS/GAS: Set MSA info in .gnu_attribute section if used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122090547.1434920-1-yunqiang.su@cipunited.com/mbox/"},{"id":168412,"url":"https://patchwork.plctlab.org/api/1.2/patches/168412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj42yS7VxtmYrwkTN+6BZ2Kj9+Ztw2rdrUgWhByPaLc5AA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-11-22T15:25:14","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for the '\''Zimop'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj42yS7VxtmYrwkTN+6BZ2Kj9+Ztw2rdrUgWhByPaLc5AA@mail.gmail.com/mbox/"},{"id":168424,"url":"https://patchwork.plctlab.org/api/1.2/patches/168424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160643.1326583-1-jremus@linux.ibm.com/","msgid":"<20231122160643.1326583-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-22T16:06:43","name":"[v2,4/6] s390: Align optional operand definition to specs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160643.1326583-1-jremus@linux.ibm.com/mbox/"},{"id":168425,"url":"https://patchwork.plctlab.org/api/1.2/patches/168425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160752.1351106-1-jremus@linux.ibm.com/","msgid":"<20231122160752.1351106-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-22T16:07:52","name":"[v2,5/6] s390: Add missing extended mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160752.1351106-1-jremus@linux.ibm.com/mbox/"},{"id":168729,"url":"https://patchwork.plctlab.org/api/1.2/patches/168729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231123064006.96381-1-lifang_xia@linux.alibaba.com/","msgid":"<20231123064006.96381-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-23T06:40:06","name":"RISCV: Do fixup for local symbols while with \"-mno-relax\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231123064006.96381-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":169218,"url":"https://patchwork.plctlab.org/api/1.2/patches/169218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124063512.2055623-1-yunqiang.su@cipunited.com/","msgid":"<20231124063512.2055623-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-24T06:35:12","name":"MIPS/GAS: Add -march=loongson2f to loongson-2f-3 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124063512.2055623-1-yunqiang.su@cipunited.com/mbox/"},{"id":169222,"url":"https://patchwork.plctlab.org/api/1.2/patches/169222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-1-lili.cui@intel.com/","msgid":"<20231124070213.3886483-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:05","name":"[1/9] Make const_1_mode print $1 in AT&T syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-1-lili.cui@intel.com/mbox/"},{"id":169223,"url":"https://patchwork.plctlab.org/api/1.2/patches/169223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-2-lili.cui@intel.com/","msgid":"<20231124070213.3886483-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:06","name":"[v3,2/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-2-lili.cui@intel.com/mbox/"},{"id":169221,"url":"https://patchwork.plctlab.org/api/1.2/patches/169221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-3-lili.cui@intel.com/","msgid":"<20231124070213.3886483-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:07","name":"[v3,3/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-3-lili.cui@intel.com/mbox/"},{"id":169228,"url":"https://patchwork.plctlab.org/api/1.2/patches/169228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-4-lili.cui@intel.com/","msgid":"<20231124070213.3886483-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:08","name":"[v3,4/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-4-lili.cui@intel.com/mbox/"},{"id":169225,"url":"https://patchwork.plctlab.org/api/1.2/patches/169225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-5-lili.cui@intel.com/","msgid":"<20231124070213.3886483-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:09","name":"[v3,5/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-5-lili.cui@intel.com/mbox/"},{"id":169226,"url":"https://patchwork.plctlab.org/api/1.2/patches/169226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-6-lili.cui@intel.com/","msgid":"<20231124070213.3886483-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:10","name":"[v3,6/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-6-lili.cui@intel.com/mbox/"},{"id":169224,"url":"https://patchwork.plctlab.org/api/1.2/patches/169224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-7-lili.cui@intel.com/","msgid":"<20231124070213.3886483-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:11","name":"[v3,7/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-7-lili.cui@intel.com/mbox/"},{"id":169314,"url":"https://patchwork.plctlab.org/api/1.2/patches/169314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-8-lili.cui@intel.com/","msgid":"<20231124070213.3886483-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:12","name":"[v3,8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-8-lili.cui@intel.com/mbox/"},{"id":169227,"url":"https://patchwork.plctlab.org/api/1.2/patches/169227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-9-lili.cui@intel.com/","msgid":"<20231124070213.3886483-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:13","name":"[v3,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-9-lili.cui@intel.com/mbox/"},{"id":169239,"url":"https://patchwork.plctlab.org/api/1.2/patches/169239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124074655.14109-1-kito.cheng@sifive.com/","msgid":"<20231124074655.14109-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-11-24T07:46:56","name":"RISC-V: Add SiFive custom vector coprocessor interface instructions v1.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124074655.14109-1-kito.cheng@sifive.com/mbox/"},{"id":169274,"url":"https://patchwork.plctlab.org/api/1.2/patches/169274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875y1rh8s6.fsf@redhat.com/","msgid":"<875y1rh8s6.fsf@redhat.com>","list_archive_url":null,"date":"2023-11-24T08:09:45","name":"Commit: Fix building s390 target with clang","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875y1rh8s6.fsf@redhat.com/mbox/"},{"id":169308,"url":"https://patchwork.plctlab.org/api/1.2/patches/169308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124085512.1812516-1-yunqiang.su@cipunited.com/","msgid":"<20231124085512.1812516-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-24T08:55:12","name":"MIPS/GAS: mips.exp, mark all mipsisa32*-linux as addr32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124085512.1812516-1-yunqiang.su@cipunited.com/mbox/"},{"id":169310,"url":"https://patchwork.plctlab.org/api/1.2/patches/169310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com/","msgid":"<94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com>","list_archive_url":null,"date":"2023-11-24T09:03:26","name":"[1/6] x86: last-insn recording should be per-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com/mbox/"},{"id":169311,"url":"https://patchwork.plctlab.org/api/1.2/patches/169311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com/","msgid":"<1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com>","list_archive_url":null,"date":"2023-11-24T09:03:50","name":"[2/6] x86: suppress optimization after potential non-insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com/mbox/"},{"id":169312,"url":"https://patchwork.plctlab.org/api/1.2/patches/169312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com/","msgid":"<8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com>","list_archive_url":null,"date":"2023-11-24T09:04:17","name":"[3/6] gas: no md_cons_align() for .nop{,s}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com/mbox/"},{"id":169313,"url":"https://patchwork.plctlab.org/api/1.2/patches/169313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e39d06fb-e0e9-4525-a9ed-290907875b8e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-24T09:05:03","name":"[4/6] x86: i386_cons_align() badly affects diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e39d06fb-e0e9-4525-a9ed-290907875b8e@suse.com/mbox/"},{"id":169315,"url":"https://patchwork.plctlab.org/api/1.2/patches/169315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6186c042-e778-470f-a995-1522aca041ea@suse.com/","msgid":"<6186c042-e778-470f-a995-1522aca041ea@suse.com>","list_archive_url":null,"date":"2023-11-24T09:05:31","name":"[5/6] x86: adjust NOP generation after potential non-insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6186c042-e778-470f-a995-1522aca041ea@suse.com/mbox/"},{"id":169316,"url":"https://patchwork.plctlab.org/api/1.2/patches/169316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c3ac7781-313d-4c21-b855-078f994ce6cd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-24T09:06:18","name":"[6/6] gas: drop unused fields from struct segment_info_struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c3ac7781-313d-4c21-b855-078f994ce6cd@suse.com/mbox/"},{"id":169323,"url":"https://patchwork.plctlab.org/api/1.2/patches/169323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com/","msgid":"<90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com>","list_archive_url":null,"date":"2023-11-24T09:18:13","name":"x86: allow 32-bit reg to be used with U{RD,WR}MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com/mbox/"},{"id":169404,"url":"https://patchwork.plctlab.org/api/1.2/patches/169404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com/","msgid":"<2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com>","list_archive_url":null,"date":"2023-11-24T12:39:47","name":"[Binutils] AArch64: Enable Debug (FEAT_DEBUGv8p9) extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com/mbox/"},{"id":169411,"url":"https://patchwork.plctlab.org/api/1.2/patches/169411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com/","msgid":"<46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com>","list_archive_url":null,"date":"2023-11-24T13:16:52","name":"[RFC] gas: correct .bss documentation for non-ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com/mbox/"},{"id":169759,"url":"https://patchwork.plctlab.org/api/1.2/patches/169759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZWIwAD8aosBVZqGk@tucnak/","msgid":"","list_archive_url":null,"date":"2023-11-25T17:33:52","name":"libiberty, ld: Use x86 HW optimized sha1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZWIwAD8aosBVZqGk@tucnak/mbox/"},{"id":169951,"url":"https://patchwork.plctlab.org/api/1.2/patches/169951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024107.20028-1-zengxiao@eswincomputing.com/","msgid":"<20231127024107.20028-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-27T02:41:07","name":"RISC-V: Imply '\''Zicsr'\'' from '\''Zicntr'\'' and '\''Zihpm'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024107.20028-1-zengxiao@eswincomputing.com/mbox/"},{"id":169952,"url":"https://patchwork.plctlab.org/api/1.2/patches/169952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024850.22977-1-zengxiao@eswincomputing.com/","msgid":"<20231127024850.22977-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-27T02:48:50","name":"[v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024850.22977-1-zengxiao@eswincomputing.com/mbox/"},{"id":170052,"url":"https://patchwork.plctlab.org/api/1.2/patches/170052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-2-haochen.jiang@intel.com/","msgid":"<20231127084333.236234-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-11-27T08:43:32","name":"[1/2] testsuite: Clean up #as in dump file for i386 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-2-haochen.jiang@intel.com/mbox/"},{"id":170051,"url":"https://patchwork.plctlab.org/api/1.2/patches/170051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-3-haochen.jiang@intel.com/","msgid":"<20231127084333.236234-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-11-27T08:43:33","name":"[2/2] testsuite: Clean up .allow_index_reg in i386 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-3-haochen.jiang@intel.com/mbox/"},{"id":170108,"url":"https://patchwork.plctlab.org/api/1.2/patches/170108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127123106.3600817-1-lili.cui@intel.com/","msgid":"<20231127123106.3600817-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-27T12:31:06","name":"Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127123106.3600817-1-lili.cui@intel.com/mbox/"},{"id":170525,"url":"https://patchwork.plctlab.org/api/1.2/patches/170525/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128035615.1496147-1-mengqinggang@loongson.cn/","msgid":"<20231128035615.1496147-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-28T03:56:15","name":"LoongArch: Add R_LARCH_ALIGN_MAX relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128035615.1496147-1-mengqinggang@loongson.cn/mbox/"},{"id":170554,"url":"https://patchwork.plctlab.org/api/1.2/patches/170554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128060336.1463662-1-jiawei@iscas.ac.cn/","msgid":"<20231128060336.1463662-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-11-28T06:03:36","name":"RISC-V: Supports Zcmt extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128060336.1463662-1-jiawei@iscas.ac.cn/mbox/"},{"id":170636,"url":"https://patchwork.plctlab.org/api/1.2/patches/170636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-3-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:02","name":"[v3,2/9] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-3-ishitatsuyuki@gmail.com/mbox/"},{"id":170634,"url":"https://patchwork.plctlab.org/api/1.2/patches/170634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-4-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:03","name":"[v3,3/9] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-4-ishitatsuyuki@gmail.com/mbox/"},{"id":170736,"url":"https://patchwork.plctlab.org/api/1.2/patches/170736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-5-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:04","name":"[v3,4/9] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-5-ishitatsuyuki@gmail.com/mbox/"},{"id":170776,"url":"https://patchwork.plctlab.org/api/1.2/patches/170776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-6-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:05","name":"[v3,5/9] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-6-ishitatsuyuki@gmail.com/mbox/"},{"id":170796,"url":"https://patchwork.plctlab.org/api/1.2/patches/170796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128140525.29734-1-jose.marchesi@oracle.com/","msgid":"<20231128140525.29734-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-28T14:05:25","name":"[COMMITTED] gas: change meaning of ; in the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128140525.29734-1-jose.marchesi@oracle.com/mbox/"},{"id":170930,"url":"https://patchwork.plctlab.org/api/1.2/patches/170930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128195809.1299822-1-vladimir.mezentsev@oracle.com/","msgid":"<20231128195809.1299822-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-11-28T19:58:09","name":"gprofng: updated man pages and user guide","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128195809.1299822-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":171371,"url":"https://patchwork.plctlab.org/api/1.2/patches/171371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydda5qwwszr.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-11-29T14:10:00","name":"libiberty: Disable hwcaps for sha1.o","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydda5qwwszr.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":171566,"url":"https://patchwork.plctlab.org/api/1.2/patches/171566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129204434.2880380-1-jremus@linux.ibm.com/","msgid":"<20231129204434.2880380-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-29T20:44:34","name":"s390: Support for jump visualization in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129204434.2880380-1-jremus@linux.ibm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-11/mbox/"},{"id":45,"url":"https://patchwork.plctlab.org/api/1.2/bundles/45/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":171648,"url":"https://patchwork.plctlab.org/api/1.2/patches/171648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129224213.1345331-1-patrick@rivosinc.com/","msgid":"<20231129224213.1345331-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-29T22:42:13","name":"[v2] RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129224213.1345331-1-patrick@rivosinc.com/mbox/"},{"id":171728,"url":"https://patchwork.plctlab.org/api/1.2/patches/171728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130035520.1369012-1-patrick@rivosinc.com/","msgid":"<20231130035520.1369012-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-30T03:55:20","name":"[v3] RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130035520.1369012-1-patrick@rivosinc.com/mbox/"},{"id":171760,"url":"https://patchwork.plctlab.org/api/1.2/patches/171760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130075028.18699-1-jose.marchesi@oracle.com/","msgid":"<20231130075028.18699-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-30T07:50:28","name":"[COMMITTED] gas: support double-slash line comments in BPF assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130075028.18699-1-jose.marchesi@oracle.com/mbox/"},{"id":171830,"url":"https://patchwork.plctlab.org/api/1.2/patches/171830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-2-mengqinggang@loongson.cn/","msgid":"<20231130111328.3236602-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-30T11:13:27","name":"[v1,1/2] LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-2-mengqinggang@loongson.cn/mbox/"},{"id":171831,"url":"https://patchwork.plctlab.org/api/1.2/patches/171831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-3-mengqinggang@loongson.cn/","msgid":"<20231130111328.3236602-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-30T11:13:28","name":"[v1,2/2] LoongArch: Add call and tail pseudo instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-3-mengqinggang@loongson.cn/mbox/"},{"id":172223,"url":"https://patchwork.plctlab.org/api/1.2/patches/172223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201024739.1401739-1-patrick@rivosinc.com/","msgid":"<20231201024739.1401739-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-12-01T02:47:39","name":"RISC-V: Make riscv_is_mapping_symbol stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201024739.1401739-1-patrick@rivosinc.com/mbox/"},{"id":172319,"url":"https://patchwork.plctlab.org/api/1.2/patches/172319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com/","msgid":"<107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com>","list_archive_url":null,"date":"2023-12-01T08:49:20","name":"binutils/Dwarf: avoid \"shadowing\" of glibc function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com/mbox/"},{"id":172320,"url":"https://patchwork.plctlab.org/api/1.2/patches/172320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cfef912-c577-4532-b199-61b98f45603b@suse.com/","msgid":"<3cfef912-c577-4532-b199-61b98f45603b@suse.com>","list_archive_url":null,"date":"2023-12-01T08:49:44","name":"ld: fix build with old makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cfef912-c577-4532-b199-61b98f45603b@suse.com/mbox/"},{"id":172321,"url":"https://patchwork.plctlab.org/api/1.2/patches/172321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com/","msgid":"<129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com>","list_archive_url":null,"date":"2023-12-01T08:50:22","name":"Arm64: fix build for certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com/mbox/"},{"id":172327,"url":"https://patchwork.plctlab.org/api/1.2/patches/172327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-2-cailulu@loongson.cn/","msgid":"<20231201090424.854662-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:21","name":"[v1,1/4] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-2-cailulu@loongson.cn/mbox/"},{"id":172326,"url":"https://patchwork.plctlab.org/api/1.2/patches/172326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-3-cailulu@loongson.cn/","msgid":"<20231201090424.854662-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:22","name":"[v1,2/4] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-3-cailulu@loongson.cn/mbox/"},{"id":172329,"url":"https://patchwork.plctlab.org/api/1.2/patches/172329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-4-cailulu@loongson.cn/","msgid":"<20231201090424.854662-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:23","name":"[v1,3/4] LoongArch: Add transition support for DESC to LE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-4-cailulu@loongson.cn/mbox/"},{"id":172328,"url":"https://patchwork.plctlab.org/api/1.2/patches/172328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-5-cailulu@loongson.cn/","msgid":"<20231201090424.854662-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:24","name":"[v1,4/4] LoongArch: Add testsuits for TLSDESC in gas and ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-5-cailulu@loongson.cn/mbox/"},{"id":172330,"url":"https://patchwork.plctlab.org/api/1.2/patches/172330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:26","name":"[v1,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172332,"url":"https://patchwork.plctlab.org/api/1.2/patches/172332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:27","name":"[v1,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172334,"url":"https://patchwork.plctlab.org/api/1.2/patches/172334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:28","name":"[v1,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172333,"url":"https://patchwork.plctlab.org/api/1.2/patches/172333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:29","name":"[v1,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172331,"url":"https://patchwork.plctlab.org/api/1.2/patches/172331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:30","name":"[v1,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172491,"url":"https://patchwork.plctlab.org/api/1.2/patches/172491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d29d5ad1-9d6d-46ed-a31c-5eb4dceedc7a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-01T13:31:10","name":"[1/2] x86: Intel syntax implies Intel mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d29d5ad1-9d6d-46ed-a31c-5eb4dceedc7a@suse.com/mbox/"},{"id":172492,"url":"https://patchwork.plctlab.org/api/1.2/patches/172492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bbcd1c7d-05bd-4fb0-b152-9beb15c03075@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-01T13:31:37","name":"[2/2] x86: fold assembly dialect attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bbcd1c7d-05bd-4fb0-b152-9beb15c03075@suse.com/mbox/"},{"id":172582,"url":"https://patchwork.plctlab.org/api/1.2/patches/172582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201172140.563656-1-hjl.tools@gmail.com/","msgid":"<20231201172140.563656-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-01T17:21:40","name":"Fix ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201172140.563656-1-hjl.tools@gmail.com/mbox/"},{"id":172745,"url":"https://patchwork.plctlab.org/api/1.2/patches/172745/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:30","name":"[v2,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172744,"url":"https://patchwork.plctlab.org/api/1.2/patches/172744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:31","name":"[v2,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172742,"url":"https://patchwork.plctlab.org/api/1.2/patches/172742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:32","name":"[v2,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172743,"url":"https://patchwork.plctlab.org/api/1.2/patches/172743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:33","name":"[v2,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172746,"url":"https://patchwork.plctlab.org/api/1.2/patches/172746/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:34","name":"[v2,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172851,"url":"https://patchwork.plctlab.org/api/1.2/patches/172851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202141722.1323526-2-arsen@aarsen.me/","msgid":"<20231202141722.1323526-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-12-02T14:16:07","name":"gettext: disable install, docs targets, libasprintf, threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202141722.1323526-2-arsen@aarsen.me/mbox/"},{"id":173021,"url":"https://patchwork.plctlab.org/api/1.2/patches/173021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW0HHaeb8XVSW+Jx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-03T22:54:21","name":"aarch64-elf: FAIL: Check indirect call stub to BTI stub relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW0HHaeb8XVSW+Jx@squeak.grove.modra.org/mbox/"},{"id":173256,"url":"https://patchwork.plctlab.org/api/1.2/patches/173256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204120329.1674846-1-n.schier@avm.de/","msgid":"<20231204120329.1674846-1-n.schier@avm.de>","list_archive_url":null,"date":"2023-12-04T12:03:29","name":"nm: Enforce 32-bit width limit when printing 32-bit values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204120329.1674846-1-n.schier@avm.de/mbox/"},{"id":173440,"url":"https://patchwork.plctlab.org/api/1.2/patches/173440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204151231.60788-1-tom@tromey.com/","msgid":"<20231204151231.60788-1-tom@tromey.com>","list_archive_url":null,"date":"2023-12-04T15:12:31","name":"Fix two buglets in .debug_names dumping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204151231.60788-1-tom@tromey.com/mbox/"},{"id":173769,"url":"https://patchwork.plctlab.org/api/1.2/patches/173769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V0EjRvJnpAzDn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:48:32","name":"Don'\''t use free_contents in _bfd_elf_slurp_version_tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V0EjRvJnpAzDn@squeak.grove.modra.org/mbox/"},{"id":173770,"url":"https://patchwork.plctlab.org/api/1.2/patches/173770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V9LkM3AXhJC6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:49:08","name":"memory leak in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V9LkM3AXhJC6v@squeak.grove.modra.org/mbox/"},{"id":173774,"url":"https://patchwork.plctlab.org/api/1.2/patches/173774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7WFbgjNOqRcfsF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:49:41","name":"alpha_ecoff_get_relocated_section_contents buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7WFbgjNOqRcfsF@squeak.grove.modra.org/mbox/"},{"id":174171,"url":"https://patchwork.plctlab.org/api/1.2/patches/174171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231205190547.52950-1-xry111@xry111.site/","msgid":"<20231205190547.52950-1-xry111@xry111.site>","list_archive_url":null,"date":"2023-12-05T19:05:47","name":"LoongArch: Allow la.got -> la.pcrel relaxation for shared object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231205190547.52950-1-xry111@xry111.site/mbox/"},{"id":174285,"url":"https://patchwork.plctlab.org/api/1.2/patches/174285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206031724.2330403-1-mengqinggang@loongson.cn/","msgid":"<20231206031724.2330403-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-06T03:17:24","name":"LoongArch: Add support for b \".L1\" and beq \"$t0\", \"$t1\", \".L1\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206031724.2330403-1-mengqinggang@loongson.cn/mbox/"},{"id":174571,"url":"https://patchwork.plctlab.org/api/1.2/patches/174571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206131228.2227335-1-lili.cui@intel.com/","msgid":"<20231206131228.2227335-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-06T13:12:28","name":"Clean reg class and base_reg for input output operand (%dx).","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206131228.2227335-1-lili.cui@intel.com/mbox/"},{"id":174668,"url":"https://patchwork.plctlab.org/api/1.2/patches/174668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ff0c22bf79023edc29f8f661b683542b771cb2.1701879297.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-12-06T16:15:26","name":"bfd: make _bfd_section_size_insane part of the public API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ff0c22bf79023edc29f8f661b683542b771cb2.1701879297.git.aburgess@redhat.com/mbox/"},{"id":174684,"url":"https://patchwork.plctlab.org/api/1.2/patches/174684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206175231.4384-1-palmer@rivosinc.com/","msgid":"<20231206175231.4384-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-12-06T17:52:31","name":"RISC-V: Fix \"withand\" in LEB128 error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206175231.4384-1-palmer@rivosinc.com/mbox/"},{"id":174892,"url":"https://patchwork.plctlab.org/api/1.2/patches/174892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207031203.14734-1-zengxiao@eswincomputing.com/","msgid":"<20231207031203.14734-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-12-07T03:12:03","name":"[PING^1,v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207031203.14734-1-zengxiao@eswincomputing.com/mbox/"},{"id":175024,"url":"https://patchwork.plctlab.org/api/1.2/patches/175024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085340.2900827-1-lili.cui@intel.com/","msgid":"<20231207085340.2900827-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T08:53:40","name":"[v4,2/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085340.2900827-1-lili.cui@intel.com/mbox/"},{"id":175025,"url":"https://patchwork.plctlab.org/api/1.2/patches/175025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085610.2901080-1-lili.cui@intel.com/","msgid":"<20231207085610.2901080-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T08:56:10","name":"[v2] Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085610.2901080-1-lili.cui@intel.com/mbox/"},{"id":175030,"url":"https://patchwork.plctlab.org/api/1.2/patches/175030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207090146.2901286-1-lili.cui@intel.com/","msgid":"<20231207090146.2901286-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T09:01:46","name":"[v4,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207090146.2901286-1-lili.cui@intel.com/mbox/"},{"id":175192,"url":"https://patchwork.plctlab.org/api/1.2/patches/175192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj7a_DCDgKVqqg7jLzGZ-+NgS2nyYTedxv24N-k3covxCw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-12-07T15:02:24","name":"[REVIEW,ONLY,v2] UNRATIFIED RISC-V: Add support for the '\''Zimop'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj7a_DCDgKVqqg7jLzGZ-+NgS2nyYTedxv24N-k3covxCw@mail.gmail.com/mbox/"},{"id":175618,"url":"https://patchwork.plctlab.org/api/1.2/patches/175618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3163178-cae0-41ea-a9de-318866d0a4a2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-08T07:00:04","name":"[1/3] x86: don'\''t needlessly override .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3163178-cae0-41ea-a9de-318866d0a4a2@suse.com/mbox/"},{"id":175625,"url":"https://patchwork.plctlab.org/api/1.2/patches/175625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com/","msgid":"<00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com>","list_archive_url":null,"date":"2023-12-08T07:01:02","name":"[2/3] ELF: reliably invoke md_elf_section_change_hook()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com/mbox/"},{"id":175633,"url":"https://patchwork.plctlab.org/api/1.2/patches/175633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com/","msgid":"<8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com>","list_archive_url":null,"date":"2023-12-08T07:01:32","name":"[3/3] x86: last-insn recording should be per-subsection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com/mbox/"},{"id":175881,"url":"https://patchwork.plctlab.org/api/1.2/patches/175881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-2-jremus@linux.ibm.com/","msgid":"<20231208160330.1387610-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-08T16:03:29","name":"[1/2] s390: Fix build when using EXEEXT_FOR_BUILD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-2-jremus@linux.ibm.com/mbox/"},{"id":175882,"url":"https://patchwork.plctlab.org/api/1.2/patches/175882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-3-jremus@linux.ibm.com/","msgid":"<20231208160330.1387610-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-08T16:03:30","name":"[2/2] s390: Optionally print instruction description in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-3-jremus@linux.ibm.com/mbox/"},{"id":176222,"url":"https://patchwork.plctlab.org/api/1.2/patches/176222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de/","msgid":"<959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de>","list_archive_url":null,"date":"2023-12-09T17:37:21","name":"[avr] PR31124: Support rodata in flash for more AVR devices","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de/mbox/"},{"id":176319,"url":"https://patchwork.plctlab.org/api/1.2/patches/176319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231210094132.3236040-1-mengqinggang@loongson.cn/","msgid":"<20231210094132.3236040-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-10T09:41:32","name":"[v1] LoongArch: Add support for and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231210094132.3236040-1-mengqinggang@loongson.cn/mbox/"},{"id":176450,"url":"https://patchwork.plctlab.org/api/1.2/patches/176450/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211033339.19303-1-nelson@rivosinc.com/","msgid":"<20231211033339.19303-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-12-11T03:33:39","name":"[committed] RISC-V/gas: Clarify the definition of `relaxable'\'' in md_apply_fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211033339.19303-1-nelson@rivosinc.com/mbox/"},{"id":176479,"url":"https://patchwork.plctlab.org/api/1.2/patches/176479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-2-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:47","name":"[V3,01/13] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-2-indu.bhagat@oracle.com/mbox/"},{"id":176483,"url":"https://patchwork.plctlab.org/api/1.2/patches/176483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-3-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:48","name":"[V3,02/13] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-3-indu.bhagat@oracle.com/mbox/"},{"id":176488,"url":"https://patchwork.plctlab.org/api/1.2/patches/176488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-4-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:49","name":"[V3,03/13] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-4-indu.bhagat@oracle.com/mbox/"},{"id":176484,"url":"https://patchwork.plctlab.org/api/1.2/patches/176484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-5-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:50","name":"[V3,04/13] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-5-indu.bhagat@oracle.com/mbox/"},{"id":176489,"url":"https://patchwork.plctlab.org/api/1.2/patches/176489/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-6-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:51","name":"[V3,05/13] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-6-indu.bhagat@oracle.com/mbox/"},{"id":176481,"url":"https://patchwork.plctlab.org/api/1.2/patches/176481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-7-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:52","name":"[V3,06/13] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-7-indu.bhagat@oracle.com/mbox/"},{"id":176486,"url":"https://patchwork.plctlab.org/api/1.2/patches/176486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-8-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:53","name":"[V3,07/13] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-8-indu.bhagat@oracle.com/mbox/"},{"id":176482,"url":"https://patchwork.plctlab.org/api/1.2/patches/176482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-9-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:54","name":"[V3,08/13] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-9-indu.bhagat@oracle.com/mbox/"},{"id":176485,"url":"https://patchwork.plctlab.org/api/1.2/patches/176485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-10-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:55","name":"[V3,09/13] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-10-indu.bhagat@oracle.com/mbox/"},{"id":176493,"url":"https://patchwork.plctlab.org/api/1.2/patches/176493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-11-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:56","name":"[V3,10/13] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-11-indu.bhagat@oracle.com/mbox/"},{"id":176490,"url":"https://patchwork.plctlab.org/api/1.2/patches/176490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-12-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:57","name":"[V3,11/13] i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-12-indu.bhagat@oracle.com/mbox/"},{"id":176491,"url":"https://patchwork.plctlab.org/api/1.2/patches/176491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-13-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:58","name":"[V3,12/13] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-13-indu.bhagat@oracle.com/mbox/"},{"id":176487,"url":"https://patchwork.plctlab.org/api/1.2/patches/176487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-14-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:59","name":"[V3,13/13] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-14-indu.bhagat@oracle.com/mbox/"},{"id":176600,"url":"https://patchwork.plctlab.org/api/1.2/patches/176600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c4ed980c-cac1-4901-b18f-563d889afcab@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-11T10:51:25","name":"gas: aarch64: Add system registers for Debug and PMU extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c4ed980c-cac1-4901-b18f-563d889afcab@arm.com/mbox/"},{"id":176610,"url":"https://patchwork.plctlab.org/api/1.2/patches/176610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-2-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:44:58","name":"[v2,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-2-mary.bennett@embecosm.com/mbox/"},{"id":176611,"url":"https://patchwork.plctlab.org/api/1.2/patches/176611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-3-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:44:59","name":"[v2,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-3-mary.bennett@embecosm.com/mbox/"},{"id":176612,"url":"https://patchwork.plctlab.org/api/1.2/patches/176612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-4-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:45:00","name":"[v2,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-4-mary.bennett@embecosm.com/mbox/"},{"id":176706,"url":"https://patchwork.plctlab.org/api/1.2/patches/176706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433944f9-2735-4113-ab9c-d546abf0aa45@suse.com/","msgid":"<433944f9-2735-4113-ab9c-d546abf0aa45@suse.com>","list_archive_url":null,"date":"2023-12-11T13:08:40","name":"[v2,1/4] x86: don'\''t needlessly override .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433944f9-2735-4113-ab9c-d546abf0aa45@suse.com/mbox/"},{"id":176707,"url":"https://patchwork.plctlab.org/api/1.2/patches/176707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/956811de-8605-44da-9429-4107f0bc114f@suse.com/","msgid":"<956811de-8605-44da-9429-4107f0bc114f@suse.com>","list_archive_url":null,"date":"2023-12-11T13:09:20","name":"[v2,2/4] ELF: drop \"push\" parameter from obj_elf_change_section()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/956811de-8605-44da-9429-4107f0bc114f@suse.com/mbox/"},{"id":176708,"url":"https://patchwork.plctlab.org/api/1.2/patches/176708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com/","msgid":"<49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com>","list_archive_url":null,"date":"2023-12-11T13:09:50","name":"[v2,3/4] ELF: reliably invoke md_elf_section_change_hook()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com/mbox/"},{"id":176709,"url":"https://patchwork.plctlab.org/api/1.2/patches/176709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2b749f6-d52b-4fb5-ba8b-da16884036b3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-11T13:10:11","name":"[v2,4/4] x86: last-insn recording should be per-subsection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2b749f6-d52b-4fb5-ba8b-da16884036b3@suse.com/mbox/"},{"id":177216,"url":"https://patchwork.plctlab.org/api/1.2/patches/177216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edfroi0w.fsf@redhat.com/","msgid":"<87edfroi0w.fsf@redhat.com>","list_archive_url":null,"date":"2023-12-12T10:02:39","name":"Commit: Fix whitespace snafu in tc-riscv.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edfroi0w.fsf@redhat.com/mbox/"},{"id":177484,"url":"https://patchwork.plctlab.org/api/1.2/patches/177484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXiWmK19GVwZBsIX@mx3210.localdomain/","msgid":"","list_archive_url":null,"date":"2023-12-12T17:21:28","name":"Fix segmentation fault in bfd/elf32-hppa.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXiWmK19GVwZBsIX@mx3210.localdomain/mbox/"},{"id":177837,"url":"https://patchwork.plctlab.org/api/1.2/patches/177837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydd7cliphv2.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-12-13T09:33:05","name":"ld: Add lib32 directories for 32-bit emulation on FreeBSD/amd64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydd7cliphv2.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":177983,"url":"https://patchwork.plctlab.org/api/1.2/patches/177983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231213130826.3723722-1-lili.cui@intel.com/","msgid":"<20231213130826.3723722-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-13T13:08:26","name":"Remove redundant Byte, Word, Dword and Qword from insn templates.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231213130826.3723722-1-lili.cui@intel.com/mbox/"},{"id":178128,"url":"https://patchwork.plctlab.org/api/1.2/patches/178128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36deddd8-d923-4913-9773-740d85f76e72@arm.com/","msgid":"<36deddd8-d923-4913-9773-740d85f76e72@arm.com>","list_archive_url":null,"date":"2023-12-13T15:41:43","name":"[Binutils] aarch64: Enable Cortex-X3 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36deddd8-d923-4913-9773-740d85f76e72@arm.com/mbox/"},{"id":178406,"url":"https://patchwork.plctlab.org/api/1.2/patches/178406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015354.791925-1-mengqinggang@loongson.cn/","msgid":"<20231214015354.791925-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T01:53:54","name":"[v1] LoongArch: Add support for the third expression of .align for R_LARCH_ALIGN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015354.791925-1-mengqinggang@loongson.cn/mbox/"},{"id":178407,"url":"https://patchwork.plctlab.org/api/1.2/patches/178407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015422.2289661-1-vladimir.mezentsev@oracle.com/","msgid":"<20231214015422.2289661-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-14T01:54:22","name":"gprofng: fix -Wuse-after-free warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015422.2289661-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":178418,"url":"https://patchwork.plctlab.org/api/1.2/patches/178418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-2-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:35","name":"[v2,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-2-cailulu@loongson.cn/mbox/"},{"id":178416,"url":"https://patchwork.plctlab.org/api/1.2/patches/178416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-3-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:36","name":"[v2,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-3-cailulu@loongson.cn/mbox/"},{"id":178417,"url":"https://patchwork.plctlab.org/api/1.2/patches/178417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-4-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:37","name":"[v2,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-4-cailulu@loongson.cn/mbox/"},{"id":178419,"url":"https://patchwork.plctlab.org/api/1.2/patches/178419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-5-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:38","name":"[v2,4/5] LoongArch: TLS LD/GD/DESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-5-cailulu@loongson.cn/mbox/"},{"id":178424,"url":"https://patchwork.plctlab.org/api/1.2/patches/178424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-2-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:45","name":"[v3,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-2-cailulu@loongson.cn/mbox/"},{"id":178423,"url":"https://patchwork.plctlab.org/api/1.2/patches/178423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-3-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:46","name":"[v3,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-3-cailulu@loongson.cn/mbox/"},{"id":178425,"url":"https://patchwork.plctlab.org/api/1.2/patches/178425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-4-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:47","name":"[v3,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-4-cailulu@loongson.cn/mbox/"},{"id":178426,"url":"https://patchwork.plctlab.org/api/1.2/patches/178426/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-5-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:48","name":"[v3,4/5] LoongArch: TLS LD/GD/DESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-5-cailulu@loongson.cn/mbox/"},{"id":178429,"url":"https://patchwork.plctlab.org/api/1.2/patches/178429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025852.1657496-1-cailulu@loongson.cn/","msgid":"<20231214025852.1657496-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:58:52","name":"[v3,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025852.1657496-1-cailulu@loongson.cn/mbox/"},{"id":178503,"url":"https://patchwork.plctlab.org/api/1.2/patches/178503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-2-mengqinggang@loongson.cn/","msgid":"<20231214063916.2340161-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T06:39:15","name":"[v2,1/2] LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-2-mengqinggang@loongson.cn/mbox/"},{"id":178504,"url":"https://patchwork.plctlab.org/api/1.2/patches/178504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-3-mengqinggang@loongson.cn/","msgid":"<20231214063916.2340161-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T06:39:16","name":"[v2,2/2] LoongArch: Add call36 and tail36 pseudo instructions for medium code model","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-3-mengqinggang@loongson.cn/mbox/"},{"id":178992,"url":"https://patchwork.plctlab.org/api/1.2/patches/178992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215015709.31654-1-zengxiao@eswincomputing.com/","msgid":"<20231215015709.31654-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-12-15T01:57:09","name":"[PING^2,v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215015709.31654-1-zengxiao@eswincomputing.com/mbox/"},{"id":178995,"url":"https://patchwork.plctlab.org/api/1.2/patches/178995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215022359.2702206-1-haochen.jiang@intel.com/","msgid":"<20231215022359.2702206-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-15T02:23:59","name":"x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215022359.2702206-1-haochen.jiang@intel.com/mbox/"},{"id":179025,"url":"https://patchwork.plctlab.org/api/1.2/patches/179025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXvEvjFRF4xFNj1+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-15T03:15:10","name":"PR31145, potential memory leak in binutils/ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXvEvjFRF4xFNj1+@squeak.grove.modra.org/mbox/"},{"id":179093,"url":"https://patchwork.plctlab.org/api/1.2/patches/179093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0e7e3ae-5deb-450f-8803-0f0e7a1c3a3e@gjlay.de/","msgid":"","list_archive_url":null,"date":"2023-12-15T08:19:08","name":"[avr] Addendum to PR31124","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0e7e3ae-5deb-450f-8803-0f0e7a1c3a3e@gjlay.de/mbox/"},{"id":179147,"url":"https://patchwork.plctlab.org/api/1.2/patches/179147/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:29","name":"[v3,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179143,"url":"https://patchwork.plctlab.org/api/1.2/patches/179143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:30","name":"[v3,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179148,"url":"https://patchwork.plctlab.org/api/1.2/patches/179148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:31","name":"[v3,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179144,"url":"https://patchwork.plctlab.org/api/1.2/patches/179144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:32","name":"[v3,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179145,"url":"https://patchwork.plctlab.org/api/1.2/patches/179145/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:33","name":"[v3,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179149,"url":"https://patchwork.plctlab.org/api/1.2/patches/179149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-2-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:23","name":"[v4,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-2-cailulu@loongson.cn/mbox/"},{"id":179150,"url":"https://patchwork.plctlab.org/api/1.2/patches/179150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-3-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:24","name":"[v4,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-3-cailulu@loongson.cn/mbox/"},{"id":179152,"url":"https://patchwork.plctlab.org/api/1.2/patches/179152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-4-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:25","name":"[v4,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-4-cailulu@loongson.cn/mbox/"},{"id":179153,"url":"https://patchwork.plctlab.org/api/1.2/patches/179153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-5-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:26","name":"[v4,4/5] LoongArch: TLS LD/GD/DESC relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-5-cailulu@loongson.cn/mbox/"},{"id":179154,"url":"https://patchwork.plctlab.org/api/1.2/patches/179154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101355.2540322-1-cailulu@loongson.cn/","msgid":"<20231215101355.2540322-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:13:55","name":"[v4,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101355.2540322-1-cailulu@loongson.cn/mbox/"},{"id":179226,"url":"https://patchwork.plctlab.org/api/1.2/patches/179226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b6dfdd98-ddb9-4008-9858-bdf90b1b3cd5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:06:09","name":"[01/22] Arm: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b6dfdd98-ddb9-4008-9858-bdf90b1b3cd5@suse.com/mbox/"},{"id":179227,"url":"https://patchwork.plctlab.org/api/1.2/patches/179227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com/","msgid":"<45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com>","list_archive_url":null,"date":"2023-12-15T12:06:52","name":"[02/22] Arm64: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com/mbox/"},{"id":179228,"url":"https://patchwork.plctlab.org/api/1.2/patches/179228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aada12dc-7679-4dd3-97be-a8f429020c90@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:07:28","name":"[03/22] RISC-V: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aada12dc-7679-4dd3-97be-a8f429020c90@suse.com/mbox/"},{"id":179229,"url":"https://patchwork.plctlab.org/api/1.2/patches/179229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com/","msgid":"<4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com>","list_archive_url":null,"date":"2023-12-15T12:08:20","name":"[04/22] IA64: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com/mbox/"},{"id":179231,"url":"https://patchwork.plctlab.org/api/1.2/patches/179231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com/","msgid":"<834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com>","list_archive_url":null,"date":"2023-12-15T12:09:10","name":"[05/22] bfin: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com/mbox/"},{"id":179232,"url":"https://patchwork.plctlab.org/api/1.2/patches/179232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e08a7903-30f0-4790-bad9-8d41e213a769@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:10:20","name":"[06/22] m32c: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e08a7903-30f0-4790-bad9-8d41e213a769@suse.com/mbox/"},{"id":179233,"url":"https://patchwork.plctlab.org/api/1.2/patches/179233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com/","msgid":"<07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com>","list_archive_url":null,"date":"2023-12-15T12:10:39","name":"[07/22] m68k: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com/mbox/"},{"id":179234,"url":"https://patchwork.plctlab.org/api/1.2/patches/179234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com/","msgid":"<3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com>","list_archive_url":null,"date":"2023-12-15T12:11:36","name":"[08/22] microblaze: drop/restrict override of .text, .data, and .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com/mbox/"},{"id":179235,"url":"https://patchwork.plctlab.org/api/1.2/patches/179235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1b4bcdd-8a39-4862-bada-eda668822ee9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:12:30","name":"[09/22] rl78: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1b4bcdd-8a39-4862-bada-eda668822ee9@suse.com/mbox/"},{"id":179236,"url":"https://patchwork.plctlab.org/api/1.2/patches/179236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c59dcb69-58de-4d17-86ef-6698ce1e0d6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:12:49","name":"[10/22] rx: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c59dcb69-58de-4d17-86ef-6698ce1e0d6f@suse.com/mbox/"},{"id":179237,"url":"https://patchwork.plctlab.org/api/1.2/patches/179237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fc9424c-a428-4f17-a424-f41b5566660b@suse.com/","msgid":"<7fc9424c-a428-4f17-a424-f41b5566660b@suse.com>","list_archive_url":null,"date":"2023-12-15T12:13:26","name":"[11/22] s390: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fc9424c-a428-4f17-a424-f41b5566660b@suse.com/mbox/"},{"id":179238,"url":"https://patchwork.plctlab.org/api/1.2/patches/179238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e2c36446-1570-450f-ba00-518ef0c7a930@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:14:43","name":"[12/22] score: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e2c36446-1570-450f-ba00-518ef0c7a930@suse.com/mbox/"},{"id":179239,"url":"https://patchwork.plctlab.org/api/1.2/patches/179239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/197fe193-abf7-45e1-8db2-2343da226309@suse.com/","msgid":"<197fe193-abf7-45e1-8db2-2343da226309@suse.com>","list_archive_url":null,"date":"2023-12-15T12:15:31","name":"[13/22] visium: drop .bss and .skip overrides","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/197fe193-abf7-45e1-8db2-2343da226309@suse.com/mbox/"},{"id":179240,"url":"https://patchwork.plctlab.org/api/1.2/patches/179240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/abed10ab-8bbb-4542-8909-ab6d2183a422@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:16:05","name":"[14/22] z80: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/abed10ab-8bbb-4542-8909-ab6d2183a422@suse.com/mbox/"},{"id":179241,"url":"https://patchwork.plctlab.org/api/1.2/patches/179241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed6e76e3-5c19-478f-9a9f-1c52542aa79a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:16:37","name":"[15/22] ELF: test certain .bss usages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed6e76e3-5c19-478f-9a9f-1c52542aa79a@suse.com/mbox/"},{"id":179242,"url":"https://patchwork.plctlab.org/api/1.2/patches/179242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com/","msgid":"<941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com>","list_archive_url":null,"date":"2023-12-15T12:16:56","name":"[16/22] gas: correct .bss documentation for non-ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com/mbox/"},{"id":179243,"url":"https://patchwork.plctlab.org/api/1.2/patches/179243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com/","msgid":"<40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com>","list_archive_url":null,"date":"2023-12-15T12:17:51","name":"[17/22] v850: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com/mbox/"},{"id":179244,"url":"https://patchwork.plctlab.org/api/1.2/patches/179244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com/","msgid":"<2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com>","list_archive_url":null,"date":"2023-12-15T12:18:10","name":"[18/22] d30v: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com/mbox/"},{"id":179245,"url":"https://patchwork.plctlab.org/api/1.2/patches/179245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf2b8ad1-9ad4-4c3c-a189-679e7db2d830@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:19:06","name":"[19/22] hppa/ELF: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf2b8ad1-9ad4-4c3c-a189-679e7db2d830@suse.com/mbox/"},{"id":179246,"url":"https://patchwork.plctlab.org/api/1.2/patches/179246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7b1b1df-104d-45c9-a374-09934414e733@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:19:54","name":"[20/22] nios2: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7b1b1df-104d-45c9-a374-09934414e733@suse.com/mbox/"},{"id":179247,"url":"https://patchwork.plctlab.org/api/1.2/patches/179247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com/","msgid":"<15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com>","list_archive_url":null,"date":"2023-12-15T12:20:24","name":"[21/22] pru: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com/mbox/"},{"id":179248,"url":"https://patchwork.plctlab.org/api/1.2/patches/179248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d3553549-fdcb-4621-9292-0cf9dabe75ef@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:20:51","name":"[22/22] ELF: test certain .text/.data usages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d3553549-fdcb-4621-9292-0cf9dabe75ef@suse.com/mbox/"},{"id":179290,"url":"https://patchwork.plctlab.org/api/1.2/patches/179290/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cafa7fba-3756-4474-9e38-e6a9d3a6edf9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T13:32:04","name":"[1/2] x86: properly respect rex/{rex}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cafa7fba-3756-4474-9e38-e6a9d3a6edf9@suse.com/mbox/"},{"id":179291,"url":"https://patchwork.plctlab.org/api/1.2/patches/179291/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com/","msgid":"<870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com>","list_archive_url":null,"date":"2023-12-15T13:32:26","name":"[2/2] x86-64: refuse \"high\" 8-bit regs with .insn and VEX/XOP/EVEX encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com/mbox/"},{"id":179327,"url":"https://patchwork.plctlab.org/api/1.2/patches/179327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-2-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:10","name":"[v2,1/7] s390: Fix build when using EXEEXT_FOR_BUILD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-2-jremus@linux.ibm.com/mbox/"},{"id":179333,"url":"https://patchwork.plctlab.org/api/1.2/patches/179333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-3-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:11","name":"[v2,2/7] s390: Align letter case of instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-3-jremus@linux.ibm.com/mbox/"},{"id":179329,"url":"https://patchwork.plctlab.org/api/1.2/patches/179329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-4-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:12","name":"[v2,3/7] s390: Provide IBM z16 (arch14) instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-4-jremus@linux.ibm.com/mbox/"},{"id":179331,"url":"https://patchwork.plctlab.org/api/1.2/patches/179331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-5-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:13","name":"[v2,4/7] s390: Enhance error handling in s390-mkopc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-5-jremus@linux.ibm.com/mbox/"},{"id":179330,"url":"https://patchwork.plctlab.org/api/1.2/patches/179330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-6-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:14","name":"[v2,5/7] s390: Use safe string functions and length macros in s390-mkopc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-6-jremus@linux.ibm.com/mbox/"},{"id":179332,"url":"https://patchwork.plctlab.org/api/1.2/patches/179332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-7-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:15","name":"[v2,6/7] s390: Optionally print instruction description in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-7-jremus@linux.ibm.com/mbox/"},{"id":179334,"url":"https://patchwork.plctlab.org/api/1.2/patches/179334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-8-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:16","name":"[v2,7/7] s390: Add suffix to conditional branch instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-8-jremus@linux.ibm.com/mbox/"},{"id":179355,"url":"https://patchwork.plctlab.org/api/1.2/patches/179355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eedba7bc-4578-4f38-b436-4b83cfc98543@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T15:08:28","name":"[Binutils] arm: reformat -march option section in gas documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eedba7bc-4578-4f38-b436-4b83cfc98543@arm.com/mbox/"},{"id":179795,"url":"https://patchwork.plctlab.org/api/1.2/patches/179795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-2-sam@gentoo.org/","msgid":"<20231216040239.1981071-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:24","name":"[2.41,01/10] gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-2-sam@gentoo.org/mbox/"},{"id":179797,"url":"https://patchwork.plctlab.org/api/1.2/patches/179797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-4-sam@gentoo.org/","msgid":"<20231216040239.1981071-4-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:26","name":"[2.41,03/10] ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-4-sam@gentoo.org/mbox/"},{"id":179799,"url":"https://patchwork.plctlab.org/api/1.2/patches/179799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-6-sam@gentoo.org/","msgid":"<20231216040239.1981071-6-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:28","name":"[2.41,05/10] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-6-sam@gentoo.org/mbox/"},{"id":179802,"url":"https://patchwork.plctlab.org/api/1.2/patches/179802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-7-sam@gentoo.org/","msgid":"<20231216040239.1981071-7-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:29","name":"[2.41,06/10] ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-7-sam@gentoo.org/mbox/"},{"id":179798,"url":"https://patchwork.plctlab.org/api/1.2/patches/179798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-8-sam@gentoo.org/","msgid":"<20231216040239.1981071-8-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:30","name":"[2.41,07/10] ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-8-sam@gentoo.org/mbox/"},{"id":179796,"url":"https://patchwork.plctlab.org/api/1.2/patches/179796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-9-sam@gentoo.org/","msgid":"<20231216040239.1981071-9-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:31","name":"[2.41,08/10] ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-9-sam@gentoo.org/mbox/"},{"id":179800,"url":"https://patchwork.plctlab.org/api/1.2/patches/179800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-10-sam@gentoo.org/","msgid":"<20231216040239.1981071-10-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:32","name":"[2.41,09/10] Fix ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-10-sam@gentoo.org/mbox/"},{"id":179801,"url":"https://patchwork.plctlab.org/api/1.2/patches/179801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-11-sam@gentoo.org/","msgid":"<20231216040239.1981071-11-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:33","name":"[2.41,10/10] Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-11-sam@gentoo.org/mbox/"},{"id":180056,"url":"https://patchwork.plctlab.org/api/1.2/patches/180056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de/","msgid":"<882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de>","list_archive_url":null,"date":"2023-12-17T18:20:54","name":"[avr] PR31177: Let region text start at __TEXT_REGION_ORIGIN___","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de/mbox/"},{"id":180070,"url":"https://patchwork.plctlab.org/api/1.2/patches/180070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231217211607.270091-1-torbjorn.svensson@foss.st.com/","msgid":"<20231217211607.270091-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-12-17T21:16:08","name":"ld: Print 0 size in B and not in GB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231217211607.270091-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":180130,"url":"https://patchwork.plctlab.org/api/1.2/patches/180130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218032656.1591992-1-haochen.jiang@intel.com/","msgid":"<20231218032656.1591992-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-18T03:26:56","name":"[v2] x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218032656.1591992-1-haochen.jiang@intel.com/mbox/"},{"id":180223,"url":"https://patchwork.plctlab.org/api/1.2/patches/180223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218092921.239-1-jinma@linux.alibaba.com/","msgid":"<20231218092921.239-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-12-18T09:29:21","name":"RISC-V: T-HEAD: Fix wrong instruction encoding for th.vsetvl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218092921.239-1-jinma@linux.alibaba.com/mbox/"},{"id":180352,"url":"https://patchwork.plctlab.org/api/1.2/patches/180352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYA3zY4ZcFOk9MWT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-18T12:15:09","name":"PR31162, Memory Leak in ldwrite.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYA3zY4ZcFOk9MWT@squeak.grove.modra.org/mbox/"},{"id":180642,"url":"https://patchwork.plctlab.org/api/1.2/patches/180642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218201401.966374-1-steve@sk2.org/","msgid":"<20231218201401.966374-1-steve@sk2.org>","list_archive_url":null,"date":"2023-12-18T20:14:01","name":"tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218201401.966374-1-steve@sk2.org/mbox/"},{"id":180713,"url":"https://patchwork.plctlab.org/api/1.2/patches/180713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219023003.13985-1-vapier@gentoo.org/","msgid":"<20231219023003.13985-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-19T02:30:03","name":"cpu: or1k: drop unused l.swa flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219023003.13985-1-vapier@gentoo.org/mbox/"},{"id":180722,"url":"https://patchwork.plctlab.org/api/1.2/patches/180722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219024423.25287-1-vapier@gentoo.org/","msgid":"<20231219024423.25287-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-19T02:44:23","name":"cpu: cris: drop some unused vars","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219024423.25287-1-vapier@gentoo.org/mbox/"},{"id":180760,"url":"https://patchwork.plctlab.org/api/1.2/patches/180760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219053446.3753206-1-haochen.jiang@intel.com/","msgid":"<20231219053446.3753206-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-19T05:34:46","name":"[v3] x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219053446.3753206-1-haochen.jiang@intel.com/mbox/"},{"id":180779,"url":"https://patchwork.plctlab.org/api/1.2/patches/180779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:07","name":"[v4,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180777,"url":"https://patchwork.plctlab.org/api/1.2/patches/180777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:08","name":"[v4,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180776,"url":"https://patchwork.plctlab.org/api/1.2/patches/180776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:09","name":"[v4,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180778,"url":"https://patchwork.plctlab.org/api/1.2/patches/180778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:10","name":"[v4,4/5] oongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180780,"url":"https://patchwork.plctlab.org/api/1.2/patches/180780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:11","name":"[v4,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180848,"url":"https://patchwork.plctlab.org/api/1.2/patches/180848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-2-amodra@gmail.com/","msgid":"<20231219093546.2112095-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-12-19T09:35:45","name":"Move mips_hi16_list to mips_elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-2-amodra@gmail.com/mbox/"},{"id":180849,"url":"https://patchwork.plctlab.org/api/1.2/patches/180849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-3-amodra@gmail.com/","msgid":"<20231219093546.2112095-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-12-19T09:35:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-3-amodra@gmail.com/mbox/"},{"id":180893,"url":"https://patchwork.plctlab.org/api/1.2/patches/180893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-2-lili.cui@intel.com/","msgid":"<20231219121218.974012-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:10","name":"[v4,1/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-2-lili.cui@intel.com/mbox/"},{"id":180891,"url":"https://patchwork.plctlab.org/api/1.2/patches/180891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-3-lili.cui@intel.com/","msgid":"<20231219121218.974012-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:11","name":"[v4,2/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-3-lili.cui@intel.com/mbox/"},{"id":180890,"url":"https://patchwork.plctlab.org/api/1.2/patches/180890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-4-lili.cui@intel.com/","msgid":"<20231219121218.974012-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:12","name":"[v4,3/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-4-lili.cui@intel.com/mbox/"},{"id":180892,"url":"https://patchwork.plctlab.org/api/1.2/patches/180892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-5-lili.cui@intel.com/","msgid":"<20231219121218.974012-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:13","name":"[v4,4/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-5-lili.cui@intel.com/mbox/"},{"id":180894,"url":"https://patchwork.plctlab.org/api/1.2/patches/180894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-6-lili.cui@intel.com/","msgid":"<20231219121218.974012-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:14","name":"[v4,5/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-6-lili.cui@intel.com/mbox/"},{"id":180897,"url":"https://patchwork.plctlab.org/api/1.2/patches/180897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-7-lili.cui@intel.com/","msgid":"<20231219121218.974012-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:15","name":"[v4,6/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-7-lili.cui@intel.com/mbox/"},{"id":180896,"url":"https://patchwork.plctlab.org/api/1.2/patches/180896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-8-lili.cui@intel.com/","msgid":"<20231219121218.974012-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:16","name":"[v4,7/9] Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-8-lili.cui@intel.com/mbox/"},{"id":180898,"url":"https://patchwork.plctlab.org/api/1.2/patches/180898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-9-lili.cui@intel.com/","msgid":"<20231219121218.974012-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:17","name":"[v4,`8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-9-lili.cui@intel.com/mbox/"},{"id":180899,"url":"https://patchwork.plctlab.org/api/1.2/patches/180899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-10-lili.cui@intel.com/","msgid":"<20231219121218.974012-10-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:18","name":"[v4,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-10-lili.cui@intel.com/mbox/"},{"id":181180,"url":"https://patchwork.plctlab.org/api/1.2/patches/181180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219175959.3837374-1-vladimir.mezentsev@oracle.com/","msgid":"<20231219175959.3837374-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-19T17:59:59","name":"gprofng: 31169 Source code locations can not be found in a C++ application","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219175959.3837374-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":181274,"url":"https://patchwork.plctlab.org/api/1.2/patches/181274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219215307.2578951-1-steve@sk2.org/","msgid":"<20231219215307.2578951-1-steve@sk2.org>","list_archive_url":null,"date":"2023-12-19T21:53:07","name":"[v2] tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219215307.2578951-1-steve@sk2.org/mbox/"},{"id":181484,"url":"https://patchwork.plctlab.org/api/1.2/patches/181484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220065003.2795-1-nelson@rivosinc.com/","msgid":"<20231220065003.2795-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-12-20T06:50:03","name":"RISC-V: PR31179, The SET/ADD/SUB fix breaks ABI compatibility with 2.41 objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220065003.2795-1-nelson@rivosinc.com/mbox/"},{"id":181553,"url":"https://patchwork.plctlab.org/api/1.2/patches/181553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a03111-8627-41c4-9896-8a26888b7e92@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-20T09:34:50","name":"[Binutils] arm: Add supprot for Armv8.9-A and Armv9.4-A","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a03111-8627-41c4-9896-8a26888b7e92@arm.com/mbox/"},{"id":181637,"url":"https://patchwork.plctlab.org/api/1.2/patches/181637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220132305.459519-1-cupertino.miranda@oracle.com/","msgid":"<20231220132305.459519-1-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-12-20T13:23:05","name":"bpf: Added linker support for R_BPF_64_NODYLD32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220132305.459519-1-cupertino.miranda@oracle.com/mbox/"},{"id":182507,"url":"https://patchwork.plctlab.org/api/1.2/patches/182507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222022826.1318958-2-mengqinggang@loongson.cn/","msgid":"<20231222022826.1318958-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-22T02:28:26","name":"[v2,1/1] LoongArch: Add support for the third expression of .align for R_LARCH_ALIGN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222022826.1318958-2-mengqinggang@loongson.cn/mbox/"},{"id":182545,"url":"https://patchwork.plctlab.org/api/1.2/patches/182545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222053603.472325-1-vladimir.mezentsev@oracle.com/","msgid":"<20231222053603.472325-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-22T05:36:03","name":"gprofng: fix build problems on linux-musl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222053603.472325-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":182564,"url":"https://patchwork.plctlab.org/api/1.2/patches/182564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB479500B6E1D54C8C60A7B454E394A@DM6PR12MB4795.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-12-22T07:12:39","name":"Add AMD znver5 processor support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB479500B6E1D54C8C60A7B454E394A@DM6PR12MB4795.namprd12.prod.outlook.com/mbox/"},{"id":182594,"url":"https://patchwork.plctlab.org/api/1.2/patches/182594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222083112.1060582-1-mengqinggang@loongson.cn/","msgid":"<20231222083112.1060582-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-22T08:31:12","name":"LoongArch: Fix linker generate PLT entry for data symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222083112.1060582-1-mengqinggang@loongson.cn/mbox/"},{"id":182640,"url":"https://patchwork.plctlab.org/api/1.2/patches/182640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ceaed6a3-dbcf-4554-9b2a-9b8a20388079@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-22T11:26:39","name":"x86: corrections to CPU attribute/flags splitting","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ceaed6a3-dbcf-4554-9b2a-9b8a20388079@suse.com/mbox/"},{"id":182644,"url":"https://patchwork.plctlab.org/api/1.2/patches/182644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-2-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:39","name":"[v5,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-2-cailulu@loongson.cn/mbox/"},{"id":182645,"url":"https://patchwork.plctlab.org/api/1.2/patches/182645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-3-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:40","name":"[v5,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-3-cailulu@loongson.cn/mbox/"},{"id":182647,"url":"https://patchwork.plctlab.org/api/1.2/patches/182647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-4-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:41","name":"[v5,3/5] LoongArch: Add tls transition support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-4-cailulu@loongson.cn/mbox/"},{"id":182646,"url":"https://patchwork.plctlab.org/api/1.2/patches/182646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-5-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:42","name":"[v5,4/5] LoongArch: Add support for TLS LD/GD/DESC relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-5-cailulu@loongson.cn/mbox/"},{"id":182648,"url":"https://patchwork.plctlab.org/api/1.2/patches/182648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114416.1845766-1-cailulu@loongson.cn/","msgid":"<20231222114416.1845766-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:44:16","name":"[v5,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114416.1845766-1-cailulu@loongson.cn/mbox/"},{"id":183122,"url":"https://patchwork.plctlab.org/api/1.2/patches/183122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225051149.18009-1-vapier@gentoo.org/","msgid":"<20231225051149.18009-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-25T05:11:49","name":"[PATCH/committed] binutils: SECURITY: use https URI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225051149.18009-1-vapier@gentoo.org/mbox/"},{"id":183162,"url":"https://patchwork.plctlab.org/api/1.2/patches/183162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225084921.2059-1-jinma@linux.alibaba.com/","msgid":"<20231225084921.2059-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-12-25T08:49:21","name":"RISC-V: THEAD: Add 5 assembly pseudoinstructions for XTheadVector extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225084921.2059-1-jinma@linux.alibaba.com/mbox/"},{"id":183423,"url":"https://patchwork.plctlab.org/api/1.2/patches/183423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYu+ypVrV871UuUc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-27T06:06:02","name":"asan: buffer overflow in loongarch_elf_rtype_to_howto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYu+ypVrV871UuUc@squeak.grove.modra.org/mbox/"},{"id":183450,"url":"https://patchwork.plctlab.org/api/1.2/patches/183450/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227093847.2133271-1-cailulu@loongson.cn/","msgid":"<20231227093847.2133271-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-27T09:38:47","name":"Fix loongarch*-elf target gld testsuite failure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227093847.2133271-1-cailulu@loongson.cn/mbox/"},{"id":183482,"url":"https://patchwork.plctlab.org/api/1.2/patches/183482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227141921.4159400-1-christina.schimpe@intel.com/","msgid":"<20231227141921.4159400-1-christina.schimpe@intel.com>","list_archive_url":null,"date":"2023-12-27T14:19:21","name":"[1/1] x86: Add NT_X86_SHSTK note","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227141921.4159400-1-christina.schimpe@intel.com/mbox/"},{"id":183590,"url":"https://patchwork.plctlab.org/api/1.2/patches/183590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-2-lili.cui@intel.com/","msgid":"<20231228012714.2989658-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:06","name":"[V5,1/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-2-lili.cui@intel.com/mbox/"},{"id":183592,"url":"https://patchwork.plctlab.org/api/1.2/patches/183592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-3-lili.cui@intel.com/","msgid":"<20231228012714.2989658-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:07","name":"[V5,2/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-3-lili.cui@intel.com/mbox/"},{"id":183591,"url":"https://patchwork.plctlab.org/api/1.2/patches/183591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-4-lili.cui@intel.com/","msgid":"<20231228012714.2989658-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:08","name":"[V5,3/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-4-lili.cui@intel.com/mbox/"},{"id":183593,"url":"https://patchwork.plctlab.org/api/1.2/patches/183593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-5-lili.cui@intel.com/","msgid":"<20231228012714.2989658-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:09","name":"[V5,4/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-5-lili.cui@intel.com/mbox/"},{"id":183597,"url":"https://patchwork.plctlab.org/api/1.2/patches/183597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-6-lili.cui@intel.com/","msgid":"<20231228012714.2989658-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:10","name":"[V5,5/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-6-lili.cui@intel.com/mbox/"},{"id":183594,"url":"https://patchwork.plctlab.org/api/1.2/patches/183594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-7-lili.cui@intel.com/","msgid":"<20231228012714.2989658-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:11","name":"[V5,6/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-7-lili.cui@intel.com/mbox/"},{"id":183595,"url":"https://patchwork.plctlab.org/api/1.2/patches/183595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-8-lili.cui@intel.com/","msgid":"<20231228012714.2989658-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:12","name":"[V5,7/9] Support APX pushp/popp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-8-lili.cui@intel.com/mbox/"},{"id":183598,"url":"https://patchwork.plctlab.org/api/1.2/patches/183598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-9-lili.cui@intel.com/","msgid":"<20231228012714.2989658-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:13","name":"[V5,8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-9-lili.cui@intel.com/mbox/"},{"id":183596,"url":"https://patchwork.plctlab.org/api/1.2/patches/183596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-10-lili.cui@intel.com/","msgid":"<20231228012714.2989658-10-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:14","name":"[V5,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-10-lili.cui@intel.com/mbox/"},{"id":183629,"url":"https://patchwork.plctlab.org/api/1.2/patches/183629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:53","name":"[v5,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183627,"url":"https://patchwork.plctlab.org/api/1.2/patches/183627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:54","name":"[v5,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183628,"url":"https://patchwork.plctlab.org/api/1.2/patches/183628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:55","name":"[v5,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183630,"url":"https://patchwork.plctlab.org/api/1.2/patches/183630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:56","name":"[v5,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183631,"url":"https://patchwork.plctlab.org/api/1.2/patches/183631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:57","name":"[v5,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183641,"url":"https://patchwork.plctlab.org/api/1.2/patches/183641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228061804.2783702-1-cailulu@loongson.cn/","msgid":"<20231228061804.2783702-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-28T06:18:04","name":"Fix loongarch*-elf target ld testsuite failure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228061804.2783702-1-cailulu@loongson.cn/mbox/"},{"id":183643,"url":"https://patchwork.plctlab.org/api/1.2/patches/183643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228062455.2965889-1-cailulu@loongson.cn/","msgid":"<20231228062455.2965889-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-28T06:24:55","name":"LoongArch: Fix some macro that cannot be expanded properly.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228062455.2965889-1-cailulu@loongson.cn/mbox/"},{"id":183746,"url":"https://patchwork.plctlab.org/api/1.2/patches/183746/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-1-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-1-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:00","name":"LoongArch: Do not add DF_STATIC_TLS for TLS LE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-1-ishitatsuyuki@gmail.com/mbox/"},{"id":183750,"url":"https://patchwork.plctlab.org/api/1.2/patches/183750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-2-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:01","name":"[1/4] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-2-hjl.tools@gmail.com/mbox/"},{"id":183748,"url":"https://patchwork.plctlab.org/api/1.2/patches/183748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-2-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:01","name":"LoongArch: Use tab to indent assembly in TLSDESC test suite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-2-ishitatsuyuki@gmail.com/mbox/"},{"id":183747,"url":"https://patchwork.plctlab.org/api/1.2/patches/183747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-3-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:02","name":"[2/4] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-3-hjl.tools@gmail.com/mbox/"},{"id":183751,"url":"https://patchwork.plctlab.org/api/1.2/patches/183751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-3-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:02","name":"LoongArch: Update comment about bottom bit usage in TLS GOT construction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-3-ishitatsuyuki@gmail.com/mbox/"},{"id":183749,"url":"https://patchwork.plctlab.org/api/1.2/patches/183749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-4-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:03","name":"[3/4] x86-64: Add R_X86_64_CODE_4_GOTTPOFF/R_X86_64_CODE_4_GOTPC32_TLSDESC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-4-hjl.tools@gmail.com/mbox/"},{"id":183753,"url":"https://patchwork.plctlab.org/api/1.2/patches/183753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-5-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:04","name":"[4/4] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-5-hjl.tools@gmail.com/mbox/"},{"id":183777,"url":"https://patchwork.plctlab.org/api/1.2/patches/183777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228162039.781726-1-hjl.tools@gmail.com/","msgid":"<20231228162039.781726-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T16:20:39","name":"gas: Mention initial support for Intel APX in NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228162039.781726-1-hjl.tools@gmail.com/mbox/"},{"id":183796,"url":"https://patchwork.plctlab.org/api/1.2/patches/183796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfda42d963b25d850378908cba48533561fc5577.1703790579.git.nvinson234@gmail.com/","msgid":"","list_archive_url":null,"date":"2023-12-28T19:10:09","name":"[binutils] libctf: Remove undefined functions from ver. map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfda42d963b25d850378908cba48533561fc5577.1703790579.git.nvinson234@gmail.com/mbox/"},{"id":183935,"url":"https://patchwork.plctlab.org/api/1.2/patches/183935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229204311.186432-1-hjl.tools@gmail.com/","msgid":"<20231229204311.186432-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T20:43:11","name":"Fix x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229204311.186432-1-hjl.tools@gmail.com/mbox/"},{"id":183957,"url":"https://patchwork.plctlab.org/api/1.2/patches/183957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-1-hjl.tools@gmail.com/","msgid":"<20231229235033.338761-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T23:50:32","name":"[1/2] x86: Don'\''t use .insn with '\''/'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-1-hjl.tools@gmail.com/mbox/"},{"id":183958,"url":"https://patchwork.plctlab.org/api/1.2/patches/183958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-2-hjl.tools@gmail.com/","msgid":"<20231229235033.338761-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T23:50:33","name":"[2/2] x86: Append \"#pass\" to APX tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-2-hjl.tools@gmail.com/mbox/"},{"id":183975,"url":"https://patchwork.plctlab.org/api/1.2/patches/183975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e623545c-654d-48b4-1b53-54212664b2f@polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2023-12-30T00:32:42","name":"[committed] MAINTAINERS: Update my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e623545c-654d-48b4-1b53-54212664b2f@polyomino.org.uk/mbox/"},{"id":184014,"url":"https://patchwork.plctlab.org/api/1.2/patches/184014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231230145506.416432-1-hjl.tools@gmail.com/","msgid":"<20231230145506.416432-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-30T14:55:06","name":"ld: Run ld-scripts/fill2 only for BFD64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231230145506.416432-1-hjl.tools@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-12/mbox/"},{"id":57,"url":"https://patchwork.plctlab.org/api/1.2/bundles/57/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2024-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":184157,"url":"https://patchwork.plctlab.org/api/1.2/patches/184157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240101115309.614317-1-bugaevc@gmail.com/","msgid":"<20240101115309.614317-1-bugaevc@gmail.com>","list_archive_url":null,"date":"2024-01-01T11:53:09","name":"[binutils] Add support for the aarch64-gnu target (GNU/Hurd on AArch64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240101115309.614317-1-bugaevc@gmail.com/mbox/"},{"id":184551,"url":"https://patchwork.plctlab.org/api/1.2/patches/184551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-6-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-6-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:19","name":"[05/12] aarch64: Add support for the SYSP 128-bit system instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-6-victor.donascimento@arm.com/mbox/"},{"id":184550,"url":"https://patchwork.plctlab.org/api/1.2/patches/184550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-7-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-7-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:20","name":"[06/12] aarch64: Apply narrowing of allowed immediate values for SYSP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-7-victor.donascimento@arm.com/mbox/"},{"id":184553,"url":"https://patchwork.plctlab.org/api/1.2/patches/184553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-9-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-9-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:22","name":"[08/12] aarch64: Implement TLBIP 128-bit instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-9-victor.donascimento@arm.com/mbox/"},{"id":184643,"url":"https://patchwork.plctlab.org/api/1.2/patches/184643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-3-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:14","name":"[V4,02/14] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-3-indu.bhagat@oracle.com/mbox/"},{"id":184640,"url":"https://patchwork.plctlab.org/api/1.2/patches/184640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-4-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:15","name":"[V4,03/14] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-4-indu.bhagat@oracle.com/mbox/"},{"id":184642,"url":"https://patchwork.plctlab.org/api/1.2/patches/184642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-5-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:16","name":"[V4,04/14] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-5-indu.bhagat@oracle.com/mbox/"},{"id":184655,"url":"https://patchwork.plctlab.org/api/1.2/patches/184655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-7-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:18","name":"[V4,06/14] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-7-indu.bhagat@oracle.com/mbox/"},{"id":184641,"url":"https://patchwork.plctlab.org/api/1.2/patches/184641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-8-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:19","name":"[V4,07/14] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-8-indu.bhagat@oracle.com/mbox/"},{"id":184647,"url":"https://patchwork.plctlab.org/api/1.2/patches/184647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-9-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:20","name":"[V4,08/14] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-9-indu.bhagat@oracle.com/mbox/"},{"id":184654,"url":"https://patchwork.plctlab.org/api/1.2/patches/184654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-11-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:22","name":"[V4,10/14] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-11-indu.bhagat@oracle.com/mbox/"},{"id":184646,"url":"https://patchwork.plctlab.org/api/1.2/patches/184646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-12-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:23","name":"[V4,11/14] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-12-indu.bhagat@oracle.com/mbox/"},{"id":184645,"url":"https://patchwork.plctlab.org/api/1.2/patches/184645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-14-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:25","name":"[V4,13/14] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-14-indu.bhagat@oracle.com/mbox/"},{"id":184653,"url":"https://patchwork.plctlab.org/api/1.2/patches/184653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-15-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:26","name":"[V4,14/14] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-15-indu.bhagat@oracle.com/mbox/"},{"id":184657,"url":"https://patchwork.plctlab.org/api/1.2/patches/184657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103074341.3858511-1-indu.bhagat@oracle.com/","msgid":"<20240103074341.3858511-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:43:41","name":"[V4,09/14] opcodes: i386: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103074341.3858511-1-indu.bhagat@oracle.com/mbox/"},{"id":184875,"url":"https://patchwork.plctlab.org/api/1.2/patches/184875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103233114.2934547-1-sam@rfc1149.net/","msgid":"<20240103233114.2934547-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-03T23:31:14","name":"gas/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103233114.2934547-1-sam@rfc1149.net/mbox/"},{"id":184880,"url":"https://patchwork.plctlab.org/api/1.2/patches/184880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104003131.820681-2-mark@klomp.org/","msgid":"<20240104003131.820681-2-mark@klomp.org>","list_archive_url":null,"date":"2024-01-04T00:31:31","name":"bfd: riscv_maybe_function_sym check _bfd_elf_is_local_label_name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104003131.820681-2-mark@klomp.org/mbox/"},{"id":184894,"url":"https://patchwork.plctlab.org/api/1.2/patches/184894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104021740.1203-1-jinma@linux.alibaba.com/","msgid":"<20240104021740.1203-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2024-01-04T02:17:40","name":"[v2] RISC-V: T-HEAD: Fix wrong instruction encoding for th.vsetvli","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104021740.1203-1-jinma@linux.alibaba.com/mbox/"},{"id":184982,"url":"https://patchwork.plctlab.org/api/1.2/patches/184982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104120957.3249028-1-sam@rfc1149.net/","msgid":"<20240104120957.3249028-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-04T12:09:57","name":"gdb/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104120957.3249028-1-sam@rfc1149.net/mbox/"},{"id":185075,"url":"https://patchwork.plctlab.org/api/1.2/patches/185075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104164416.3594831-1-sam@rfc1149.net/","msgid":"<20240104164416.3594831-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-04T16:44:16","name":"[v2] gas/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104164416.3594831-1-sam@rfc1149.net/mbox/"},{"id":185192,"url":"https://patchwork.plctlab.org/api/1.2/patches/185192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105020044.2973378-1-cailulu@loongson.cn/","msgid":"<20240105020044.2973378-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-05T02:00:44","name":"LoongArch: Discard extra spaces in objdump output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105020044.2973378-1-cailulu@loongson.cn/mbox/"},{"id":185263,"url":"https://patchwork.plctlab.org/api/1.2/patches/185263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9909058-f0d7-497a-834b-be7dc8045a92@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:25:17","name":"Arm/doc: separate @code from @item for older makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9909058-f0d7-497a-834b-be7dc8045a92@suse.com/mbox/"},{"id":185283,"url":"https://patchwork.plctlab.org/api/1.2/patches/185283/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b45b3cbe-a031-4704-aed0-b9de48a7ae28@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:31:23","name":"PPC64/ELF: adjust comment wrt ABI versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b45b3cbe-a031-4704-aed0-b9de48a7ae28@suse.com/mbox/"},{"id":185284,"url":"https://patchwork.plctlab.org/api/1.2/patches/185284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6c4d0e6-e510-4e8a-b373-ab5d08dd6fa2@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:31:57","name":"x86: actually implement .noopt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6c4d0e6-e510-4e8a-b373-ab5d08dd6fa2@suse.com/mbox/"},{"id":185311,"url":"https://patchwork.plctlab.org/api/1.2/patches/185311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da8cdf08-dd1e-41f0-80ea-30a945876aad@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T09:05:04","name":"x86: FMA insns aren'\''t eligible to VEX2 encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da8cdf08-dd1e-41f0-80ea-30a945876aad@suse.com/mbox/"},{"id":185314,"url":"https://patchwork.plctlab.org/api/1.2/patches/185314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105091744.125622-1-changjiachen@stu.xupt.edu.cn/","msgid":"<20240105091744.125622-1-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2024-01-05T09:17:44","name":"[v1] LoongArch: ld: Adjusted some code order in relax.exp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105091744.125622-1-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":185376,"url":"https://patchwork.plctlab.org/api/1.2/patches/185376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3f8baa5-efd8-4f24-8bfc-1193adf312ba@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T12:15:22","name":"x86: add missing APX logic to cpu_flags_match()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3f8baa5-efd8-4f24-8bfc-1193adf312ba@suse.com/mbox/"},{"id":185549,"url":"https://patchwork.plctlab.org/api/1.2/patches/185549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-2-hjl.tools@gmail.com/","msgid":"<20240105215015.1123568-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-05T21:50:14","name":"[1/2] elf: Add elf_backend_add_glibc_version_dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-2-hjl.tools@gmail.com/mbox/"},{"id":185548,"url":"https://patchwork.plctlab.org/api/1.2/patches/185548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-3-hjl.tools@gmail.com/","msgid":"<20240105215015.1123568-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-05T21:50:15","name":"[2/2] ld: Add --enable-make-plt configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-3-hjl.tools@gmail.com/mbox/"},{"id":185614,"url":"https://patchwork.plctlab.org/api/1.2/patches/185614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106072342.31696-1-hejinyang@loongson.cn/","msgid":"<20240106072342.31696-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2024-01-06T07:23:42","name":"LoongArch: Make align symbol be in same section with alignment directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106072342.31696-1-hejinyang@loongson.cn/mbox/"},{"id":185626,"url":"https://patchwork.plctlab.org/api/1.2/patches/185626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106112043.4095220-1-indu.bhagat@oracle.com/","msgid":"<20240106112043.4095220-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-06T11:20:43","name":"[COMMITTED] gas: sframe: fix some typos in code comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106112043.4095220-1-indu.bhagat@oracle.com/mbox/"},{"id":185640,"url":"https://patchwork.plctlab.org/api/1.2/patches/185640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106150356.153214-1-hjl.tools@gmail.com/","msgid":"<20240106150356.153214-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T15:03:56","name":"ld: Adjust x86 and x86-64 tests for -z mark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106150356.153214-1-hjl.tools@gmail.com/mbox/"},{"id":185690,"url":"https://patchwork.plctlab.org/api/1.2/patches/185690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-2-hjl.tools@gmail.com/","msgid":"<20240106221001.1754844-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T22:10:00","name":"[v2,1/2] elf: Add elf_backend_add_glibc_version_dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-2-hjl.tools@gmail.com/mbox/"},{"id":185689,"url":"https://patchwork.plctlab.org/api/1.2/patches/185689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-3-hjl.tools@gmail.com/","msgid":"<20240106221001.1754844-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T22:10:01","name":"[v2,2/2] ld: Add --enable-mark-plt configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-3-hjl.tools@gmail.com/mbox/"},{"id":185758,"url":"https://patchwork.plctlab.org/api/1.2/patches/185758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240107200734.209130-1-hjl.tools@gmail.com/","msgid":"<20240107200734.209130-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-07T20:07:34","name":"i386: Correct adcx suffix in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240107200734.209130-1-hjl.tools@gmail.com/mbox/"},{"id":185807,"url":"https://patchwork.plctlab.org/api/1.2/patches/185807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108035030.342439-1-cailulu@loongson.cn/","msgid":"<20240108035030.342439-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-08T03:50:30","name":"LoongArch: Discard extra spaces in objdump output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108035030.342439-1-cailulu@loongson.cn/mbox/"},{"id":185833,"url":"https://patchwork.plctlab.org/api/1.2/patches/185833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108075310.1750454-1-lin1.hu@intel.com/","msgid":"<20240108075310.1750454-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2024-01-08T07:53:10","name":"i386: Use .insn describe jmpabs'\''s testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108075310.1750454-1-lin1.hu@intel.com/mbox/"},{"id":185845,"url":"https://patchwork.plctlab.org/api/1.2/patches/185845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108084709.558270-1-mengqinggang@loongson.cn/","msgid":"<20240108084709.558270-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-08T08:47:09","name":"LoongArch: Fix relaxation overflow caused by section alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108084709.558270-1-mengqinggang@loongson.cn/mbox/"},{"id":185993,"url":"https://patchwork.plctlab.org/api/1.2/patches/185993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-2-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:30","name":"[v3,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-2-mary.bennett@embecosm.com/mbox/"},{"id":186003,"url":"https://patchwork.plctlab.org/api/1.2/patches/186003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-3-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:31","name":"[v3,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-3-mary.bennett@embecosm.com/mbox/"},{"id":185994,"url":"https://patchwork.plctlab.org/api/1.2/patches/185994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-4-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:32","name":"[v3,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-4-mary.bennett@embecosm.com/mbox/"},{"id":186108,"url":"https://patchwork.plctlab.org/api/1.2/patches/186108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com/","msgid":"<1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com>","list_archive_url":null,"date":"2024-01-08T18:55:49","name":"[committed] MAINTAINERS: Update my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com/mbox/"},{"id":186183,"url":"https://patchwork.plctlab.org/api/1.2/patches/186183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-1-indu.bhagat@oracle.com/","msgid":"<20240109011229.4191052-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-09T01:12:28","name":"opcodes: i386: fix dw2_regnum data type in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-1-indu.bhagat@oracle.com/mbox/"},{"id":186184,"url":"https://patchwork.plctlab.org/api/1.2/patches/186184/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-2-indu.bhagat@oracle.com/","msgid":"<20240109011229.4191052-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-09T01:12:29","name":"opcodes: gas: i386: use Rex2 as attribute not constraint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-2-indu.bhagat@oracle.com/mbox/"},{"id":186348,"url":"https://patchwork.plctlab.org/api/1.2/patches/186348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87il42it42.fsf@redhat.com/","msgid":"<87il42it42.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-09T12:33:33","name":"Commit: Sync libiberty with gcc master version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87il42it42.fsf@redhat.com/mbox/"},{"id":186414,"url":"https://patchwork.plctlab.org/api/1.2/patches/186414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109143028.771373-1-hjl.tools@gmail.com/","msgid":"<20240109143028.771373-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-09T14:30:28","name":"x86: Don'\''t check R_386_NONE nor R_X86_64_NONE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109143028.771373-1-hjl.tools@gmail.com/mbox/"},{"id":186427,"url":"https://patchwork.plctlab.org/api/1.2/patches/186427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZZ1bUySIbWHce7dl@gmail.com/","msgid":"","list_archive_url":null,"date":"2024-01-09T14:42:27","name":"[v2] x86: Don'\''t check R_386_NONE nor R_X86_64_NONE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZZ1bUySIbWHce7dl@gmail.com/mbox/"},{"id":186506,"url":"https://patchwork.plctlab.org/api/1.2/patches/186506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183046.1044824-1-vladimir.mezentsev@oracle.com/","msgid":"<20240109183046.1044824-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-09T18:30:46","name":"gprofng: 31123 improvements to hardware event implementation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183046.1044824-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":186508,"url":"https://patchwork.plctlab.org/api/1.2/patches/186508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183108.1044974-1-vladimir.mezentsev@oracle.com/","msgid":"<20240109183108.1044974-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-09T18:31:08","name":"gprofng: add an examples directory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183108.1044974-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":186853,"url":"https://patchwork.plctlab.org/api/1.2/patches/186853/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmsh5r9u.fsf@redhat.com/","msgid":"<87wmsh5r9u.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-10T12:03:57","name":"Commit: Sync top level configure and makefiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmsh5r9u.fsf@redhat.com/mbox/"},{"id":187103,"url":"https://patchwork.plctlab.org/api/1.2/patches/187103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240110231129.831974-1-indu.bhagat@oracle.com/","msgid":"<20240110231129.831974-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-10T23:11:29","name":"gas: sframe: warn when skipping SFrame FDE generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240110231129.831974-1-indu.bhagat@oracle.com/mbox/"},{"id":187156,"url":"https://patchwork.plctlab.org/api/1.2/patches/187156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111040236.1482061-1-vladimir.mezentsev@oracle.com/","msgid":"<20240111040236.1482061-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-11T04:02:36","name":"gprofng: 30889 can'\''t compile without large file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111040236.1482061-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187215,"url":"https://patchwork.plctlab.org/api/1.2/patches/187215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-2-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:05","name":"[V5,01/16] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-2-indu.bhagat@oracle.com/mbox/"},{"id":187205,"url":"https://patchwork.plctlab.org/api/1.2/patches/187205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-3-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:06","name":"[V5,02/16] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-3-indu.bhagat@oracle.com/mbox/"},{"id":187210,"url":"https://patchwork.plctlab.org/api/1.2/patches/187210/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-4-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:07","name":"[V5,03/16] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-4-indu.bhagat@oracle.com/mbox/"},{"id":187203,"url":"https://patchwork.plctlab.org/api/1.2/patches/187203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-5-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:08","name":"[V5,04/16] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-5-indu.bhagat@oracle.com/mbox/"},{"id":187204,"url":"https://patchwork.plctlab.org/api/1.2/patches/187204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-6-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:09","name":"[V5,05/16] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-6-indu.bhagat@oracle.com/mbox/"},{"id":187218,"url":"https://patchwork.plctlab.org/api/1.2/patches/187218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-7-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:10","name":"[V5,06/16] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-7-indu.bhagat@oracle.com/mbox/"},{"id":187206,"url":"https://patchwork.plctlab.org/api/1.2/patches/187206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-8-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:11","name":"[V5,07/16] gas: add new command line option --scfi=experimental","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-8-indu.bhagat@oracle.com/mbox/"},{"id":187211,"url":"https://patchwork.plctlab.org/api/1.2/patches/187211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-9-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:12","name":"[V5,08/16] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-9-indu.bhagat@oracle.com/mbox/"},{"id":187207,"url":"https://patchwork.plctlab.org/api/1.2/patches/187207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-10-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:13","name":"[V5,09/16] opcodes: i386: fix dw2_regnum data type in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-10-indu.bhagat@oracle.com/mbox/"},{"id":187219,"url":"https://patchwork.plctlab.org/api/1.2/patches/187219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-11-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:14","name":"[V5,10/16] opcodes: gas: i386: define and use Rex2 as attribute not constraint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-11-indu.bhagat@oracle.com/mbox/"},{"id":187216,"url":"https://patchwork.plctlab.org/api/1.2/patches/187216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-12-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:15","name":"[V5,11/16] opcodes: i386: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-12-indu.bhagat@oracle.com/mbox/"},{"id":187213,"url":"https://patchwork.plctlab.org/api/1.2/patches/187213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-13-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:16","name":"[V5,12/16] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-13-indu.bhagat@oracle.com/mbox/"},{"id":187212,"url":"https://patchwork.plctlab.org/api/1.2/patches/187212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-14-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:17","name":"[V5,13/16] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-14-indu.bhagat@oracle.com/mbox/"},{"id":187209,"url":"https://patchwork.plctlab.org/api/1.2/patches/187209/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-15-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:18","name":"[V5,14/16] opcodes: i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-15-indu.bhagat@oracle.com/mbox/"},{"id":187208,"url":"https://patchwork.plctlab.org/api/1.2/patches/187208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-16-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:19","name":"[V5,15/16] gas: testsuite: add an x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-16-indu.bhagat@oracle.com/mbox/"},{"id":187217,"url":"https://patchwork.plctlab.org/api/1.2/patches/187217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-17-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-17-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:20","name":"[V5,16/16] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-17-indu.bhagat@oracle.com/mbox/"},{"id":187264,"url":"https://patchwork.plctlab.org/api/1.2/patches/187264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111092206.4134322-1-lili.cui@intel.com/","msgid":"<20240111092206.4134322-1-lili.cui@intel.com>","list_archive_url":null,"date":"2024-01-11T09:22:06","name":"x86: Fix indentation and use true/false instead of 1/0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111092206.4134322-1-lili.cui@intel.com/mbox/"},{"id":187448,"url":"https://patchwork.plctlab.org/api/1.2/patches/187448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111164820.1647540-1-vladimir.mezentsev@oracle.com/","msgid":"<20240111164820.1647540-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-11T16:48:20","name":"gprofng: fix 3 bugzillas against gp-display-html","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111164820.1647540-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187482,"url":"https://patchwork.plctlab.org/api/1.2/patches/187482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111202005.11209-1-david.faust@oracle.com/","msgid":"<20240111202005.11209-1-david.faust@oracle.com>","list_archive_url":null,"date":"2024-01-11T20:20:05","name":"bpf: fix relocation addend incorrect symbol value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111202005.11209-1-david.faust@oracle.com/mbox/"},{"id":187535,"url":"https://patchwork.plctlab.org/api/1.2/patches/187535/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com/","msgid":"<7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:42:08","name":"[03/11] aarch64: Fix option parsing to disallow prefixes of valid options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com/mbox/"},{"id":187536,"url":"https://patchwork.plctlab.org/api/1.2/patches/187536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com/","msgid":"<412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:42:36","name":"[04/11] aarch64: Add +jscvt flag for existing fjcvtzs instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com/mbox/"},{"id":187537,"url":"https://patchwork.plctlab.org/api/1.2/patches/187537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com/","msgid":"<3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:44:10","name":"[07/11] aarch64: Add +rcpc2 flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com/mbox/"},{"id":187539,"url":"https://patchwork.plctlab.org/api/1.2/patches/187539/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com/","msgid":"<3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:44:46","name":"[08/11] aarch64: Add +wfxt flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com/mbox/"},{"id":187538,"url":"https://patchwork.plctlab.org/api/1.2/patches/187538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aeb67e01-d588-51a0-9992-d409187c1ea1@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:45:25","name":"[09/11] aarch64: Add +xs flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aeb67e01-d588-51a0-9992-d409187c1ea1@e124511.cambridge.arm.com/mbox/"},{"id":187540,"url":"https://patchwork.plctlab.org/api/1.2/patches/187540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fbe2b3db-35fc-b276-8273-f8022d9561a0@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:45:57","name":"[10/11] aarch64: Make FEAT_ASMv8p2 instruction aliases always available","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fbe2b3db-35fc-b276-8273-f8022d9561a0@e124511.cambridge.arm.com/mbox/"},{"id":187541,"url":"https://patchwork.plctlab.org/api/1.2/patches/187541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfa2cebe-cf88-e3cc-73de-03898af67914@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:46:31","name":"[11/11] aarch64: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfa2cebe-cf88-e3cc-73de-03898af67914@e124511.cambridge.arm.com/mbox/"},{"id":187562,"url":"https://patchwork.plctlab.org/api/1.2/patches/187562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112041054.1836291-1-vladimir.mezentsev@oracle.com/","msgid":"<20240112041054.1836291-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-12T04:10:54","name":"gprofng: 30889 can'\''t compile without large file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112041054.1836291-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187603,"url":"https://patchwork.plctlab.org/api/1.2/patches/187603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com/","msgid":"<9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com>","list_archive_url":null,"date":"2024-01-12T08:57:06","name":"x86: support APX forms of U{RD,WR}MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com/mbox/"},{"id":187604,"url":"https://patchwork.plctlab.org/api/1.2/patches/187604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c39fa6ba-927c-4828-bb65-69bc8a774535@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T08:58:00","name":"x86: drop redundant EVex128 from PUSH2/POP2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c39fa6ba-927c-4828-bb65-69bc8a774535@suse.com/mbox/"},{"id":187605,"url":"https://patchwork.plctlab.org/api/1.2/patches/187605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com/","msgid":"<87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com>","list_archive_url":null,"date":"2024-01-12T08:58:31","name":"x86-64: Dwarf2 register numbers for %bnd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com/mbox/"},{"id":187629,"url":"https://patchwork.plctlab.org/api/1.2/patches/187629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e70532c4-ff32-44b4-8e17-a32557e1d857@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T09:42:22","name":"x86/APX: be consistent with insn suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e70532c4-ff32-44b4-8e17-a32557e1d857@suse.com/mbox/"},{"id":187714,"url":"https://patchwork.plctlab.org/api/1.2/patches/187714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c04b9d63-5bea-44fa-95b2-ec5a40e997b7@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T12:00:00","name":"x86/APX: optimize MOVBE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c04b9d63-5bea-44fa-95b2-ec5a40e997b7@suse.com/mbox/"},{"id":187722,"url":"https://patchwork.plctlab.org/api/1.2/patches/187722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com/","msgid":"<69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com>","list_archive_url":null,"date":"2024-01-12T12:40:42","name":"x86/APX: VROUND{P,S}{S,D} can generally be encoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com/mbox/"},{"id":187793,"url":"https://patchwork.plctlab.org/api/1.2/patches/187793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-4-victor.donascimento@arm.com/","msgid":"<20240112165637.2522719-4-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-12T16:56:17","name":"[3/8] aarch64: rcpc3: Define address operand fields and inserter/extractors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-4-victor.donascimento@arm.com/mbox/"},{"id":187794,"url":"https://patchwork.plctlab.org/api/1.2/patches/187794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-9-victor.donascimento@arm.com/","msgid":"<20240112165637.2522719-9-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-12T16:56:22","name":"[8/8] aarch64: rcpc3: Add FP load/store insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-9-victor.donascimento@arm.com/mbox/"},{"id":188084,"url":"https://patchwork.plctlab.org/api/1.2/patches/188084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73155200-f7c2-4226-b4be-4a320ea82044@arm.com/","msgid":"<73155200-f7c2-4226-b4be-4a320ea82044@arm.com>","list_archive_url":null,"date":"2024-01-15T09:28:28","name":"[1/6,Binutils] aarch64: Add support for FEAT_B16B16 instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73155200-f7c2-4226-b4be-4a320ea82044@arm.com/mbox/"},{"id":188086,"url":"https://patchwork.plctlab.org/api/1.2/patches/188086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bebdba74-43b9-48dc-bb2a-11a70da93208@arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-15T09:35:55","name":"[3/6,Binutils] aarch64: Add support for FEAT_SVE2p1.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bebdba74-43b9-48dc-bb2a-11a70da93208@arm.com/mbox/"},{"id":188089,"url":"https://patchwork.plctlab.org/api/1.2/patches/188089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com/","msgid":"<4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com>","list_archive_url":null,"date":"2024-01-15T09:38:39","name":"PATCH 5/6][Binutils] aarch64: Add SVE2.1 fmin and fmax instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com/mbox/"},{"id":188090,"url":"https://patchwork.plctlab.org/api/1.2/patches/188090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6caee7e1-c16d-402d-9a14-e55b97244128@arm.com/","msgid":"<6caee7e1-c16d-402d-9a14-e55b97244128@arm.com>","list_archive_url":null,"date":"2024-01-15T09:40:11","name":"[6/6,Binutils] aarch64: Add SVE2.1 Contiguous load/store instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6caee7e1-c16d-402d-9a14-e55b97244128@arm.com/mbox/"},{"id":188111,"url":"https://patchwork.plctlab.org/api/1.2/patches/188111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com/","msgid":"<82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-15T11:20:20","name":"[2/2] aarch64: Fix tlbi and tlbip instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com/mbox/"},{"id":188120,"url":"https://patchwork.plctlab.org/api/1.2/patches/188120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-2-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:15","name":"[COMMITTED,01/15] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-2-indu.bhagat@oracle.com/mbox/"},{"id":188119,"url":"https://patchwork.plctlab.org/api/1.2/patches/188119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-3-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:16","name":"[COMMITTED,02/15] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-3-indu.bhagat@oracle.com/mbox/"},{"id":188123,"url":"https://patchwork.plctlab.org/api/1.2/patches/188123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-4-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:17","name":"[COMMITTED,03/15] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-4-indu.bhagat@oracle.com/mbox/"},{"id":188121,"url":"https://patchwork.plctlab.org/api/1.2/patches/188121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-5-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:18","name":"[COMMITTED,04/15] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-5-indu.bhagat@oracle.com/mbox/"},{"id":188124,"url":"https://patchwork.plctlab.org/api/1.2/patches/188124/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-6-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:19","name":"[COMMITTED,05/15] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-6-indu.bhagat@oracle.com/mbox/"},{"id":188125,"url":"https://patchwork.plctlab.org/api/1.2/patches/188125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-7-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:20","name":"[COMMITTED,06/15] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-7-indu.bhagat@oracle.com/mbox/"},{"id":188126,"url":"https://patchwork.plctlab.org/api/1.2/patches/188126/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-8-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:21","name":"[COMMITTED,07/15] gas: add new command line option --scfi=experimental","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-8-indu.bhagat@oracle.com/mbox/"},{"id":188129,"url":"https://patchwork.plctlab.org/api/1.2/patches/188129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-9-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:22","name":"[COMMITTED,08/15] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-9-indu.bhagat@oracle.com/mbox/"},{"id":188122,"url":"https://patchwork.plctlab.org/api/1.2/patches/188122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-11-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:24","name":"[COMMITTED,10/15] opcodes: x86: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-11-indu.bhagat@oracle.com/mbox/"},{"id":188131,"url":"https://patchwork.plctlab.org/api/1.2/patches/188131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-12-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:25","name":"[COMMITTED,11/15] gas: x86: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-12-indu.bhagat@oracle.com/mbox/"},{"id":188128,"url":"https://patchwork.plctlab.org/api/1.2/patches/188128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-13-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:26","name":"[COMMITTED,12/15] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-13-indu.bhagat@oracle.com/mbox/"},{"id":188127,"url":"https://patchwork.plctlab.org/api/1.2/patches/188127/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-14-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:27","name":"[COMMITTED,13/15] opcodes: i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-14-indu.bhagat@oracle.com/mbox/"},{"id":188130,"url":"https://patchwork.plctlab.org/api/1.2/patches/188130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-15-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:28","name":"[COMMITTED,14/15] gas: testsuite: add an x86 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-15-indu.bhagat@oracle.com/mbox/"},{"id":188132,"url":"https://patchwork.plctlab.org/api/1.2/patches/188132/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-16-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:29","name":"[COMMITTED,15/15] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-16-indu.bhagat@oracle.com/mbox/"},{"id":188228,"url":"https://patchwork.plctlab.org/api/1.2/patches/188228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115153542.2836054-1-hjl.tools@gmail.com/","msgid":"<20240115153542.2836054-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-15T15:35:42","name":"x86-64: Skip SCFI tests for x32 targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115153542.2836054-1-hjl.tools@gmail.com/mbox/"},{"id":188489,"url":"https://patchwork.plctlab.org/api/1.2/patches/188489/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-2-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:23","name":"[v4,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-2-mary.bennett@embecosm.com/mbox/"},{"id":188490,"url":"https://patchwork.plctlab.org/api/1.2/patches/188490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-3-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:24","name":"[v4,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-3-mary.bennett@embecosm.com/mbox/"},{"id":188491,"url":"https://patchwork.plctlab.org/api/1.2/patches/188491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-4-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:25","name":"[v4,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-4-mary.bennett@embecosm.com/mbox/"},{"id":188495,"url":"https://patchwork.plctlab.org/api/1.2/patches/188495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116110654.2411769-1-mengqinggang@loongson.cn/","msgid":"<20240116110654.2411769-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-16T11:06:54","name":"LoongArch: Do not emit R_LARCH_RELAX for two register macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116110654.2411769-1-mengqinggang@loongson.cn/mbox/"},{"id":188528,"url":"https://patchwork.plctlab.org/api/1.2/patches/188528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116135729.2479347-1-steve@sk2.org/","msgid":"<20240116135729.2479347-1-steve@sk2.org>","list_archive_url":null,"date":"2024-01-16T13:57:29","name":"[v3] tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116135729.2479347-1-steve@sk2.org/mbox/"},{"id":188812,"url":"https://patchwork.plctlab.org/api/1.2/patches/188812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87frywmact.fsf@redhat.com/","msgid":"<87frywmact.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-17T12:07:46","name":"Commit: Bring in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87frywmact.fsf@redhat.com/mbox/"},{"id":188881,"url":"https://patchwork.plctlab.org/api/1.2/patches/188881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117154637.1735065-1-hjl.tools@gmail.com/","msgid":"<20240117154637.1735065-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-17T15:46:37","name":"ld: Put all emulation options in ldlex.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117154637.1735065-1-hjl.tools@gmail.com/mbox/"},{"id":188885,"url":"https://patchwork.plctlab.org/api/1.2/patches/188885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117161047.1971227-1-hjl.tools@gmail.com/","msgid":"<20240117161047.1971227-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-17T16:10:47","name":"Update x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117161047.1971227-1-hjl.tools@gmail.com/mbox/"},{"id":188970,"url":"https://patchwork.plctlab.org/api/1.2/patches/188970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZahfrwaOWnX/Pq3Z@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-17T23:15:59","name":"PR30824 internal error with -z pack-relative-relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZahfrwaOWnX/Pq3Z@squeak.grove.modra.org/mbox/"},{"id":189020,"url":"https://patchwork.plctlab.org/api/1.2/patches/189020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118073528.4129487-1-hau.hsu@sifive.com/","msgid":"<20240118073528.4129487-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-01-18T07:35:28","name":"RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118073528.4129487-1-hau.hsu@sifive.com/mbox/"},{"id":189198,"url":"https://patchwork.plctlab.org/api/1.2/patches/189198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-2-jremus@linux.ibm.com/","msgid":"<20240118130926.1221753-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-01-18T13:09:25","name":"[1/2] s390: Whitespace fixes in conditional branch flavor descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-2-jremus@linux.ibm.com/mbox/"},{"id":189199,"url":"https://patchwork.plctlab.org/api/1.2/patches/189199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-3-jremus@linux.ibm.com/","msgid":"<20240118130926.1221753-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-01-18T13:09:26","name":"[2/2] s390: Use proper string lengths when parsing opcode table flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-3-jremus@linux.ibm.com/mbox/"},{"id":189506,"url":"https://patchwork.plctlab.org/api/1.2/patches/189506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78991069-9936-49d9-935f-4bd40457636b@suse.com/","msgid":"<78991069-9936-49d9-935f-4bd40457636b@suse.com>","list_archive_url":null,"date":"2024-01-19T10:49:54","name":"x86: make \"-msyntax=intel -mnaked-reg\" match \".intel_syntax noprefix\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78991069-9936-49d9-935f-4bd40457636b@suse.com/mbox/"},{"id":189513,"url":"https://patchwork.plctlab.org/api/1.2/patches/189513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com/","msgid":"<2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com>","list_archive_url":null,"date":"2024-01-19T10:51:44","name":"[v2] x86/APX: optimize MOVBE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com/mbox/"},{"id":189514,"url":"https://patchwork.plctlab.org/api/1.2/patches/189514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com/","msgid":"<98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com>","list_archive_url":null,"date":"2024-01-19T10:52:25","name":"[v2] x86: actually implement .noopt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com/mbox/"},{"id":189528,"url":"https://patchwork.plctlab.org/api/1.2/patches/189528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com/","msgid":"<2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com>","list_archive_url":null,"date":"2024-01-19T11:25:04","name":"[1/2] x86/APX: no need to have decode go through x86_64_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com/mbox/"},{"id":189529,"url":"https://patchwork.plctlab.org/api/1.2/patches/189529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f630b8f6-31bf-442b-8c14-f93cb8c0f9df@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-19T11:25:54","name":"[2/2] x86/APX: TILE{RELEASE,ZERO} have no EVEX encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f630b8f6-31bf-442b-8c14-f93cb8c0f9df@suse.com/mbox/"},{"id":189540,"url":"https://patchwork.plctlab.org/api/1.2/patches/189540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875xzplf8g.fsf@redhat.com/","msgid":"<875xzplf8g.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-19T11:44:31","name":"Commit: Add multilib.am to src-release.sh'\''s list of top level files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875xzplf8g.fsf@redhat.com/mbox/"},{"id":189578,"url":"https://patchwork.plctlab.org/api/1.2/patches/189578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8734utl75y.fsf@redhat.com/","msgid":"<8734utl75y.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-19T14:38:49","name":"Commit: Display the contents of .eh_frame_hdr alongside .eh_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8734utl75y.fsf@redhat.com/mbox/"},{"id":189579,"url":"https://patchwork.plctlab.org/api/1.2/patches/189579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119144359.390520-1-hjl.tools@gmail.com/","msgid":"<20240119144359.390520-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T14:43:59","name":"Update x86/APX: VROUND{P,S}{S,D} can generally be encoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119144359.390520-1-hjl.tools@gmail.com/mbox/"},{"id":189596,"url":"https://patchwork.plctlab.org/api/1.2/patches/189596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119152021.655954-1-hjl.tools@gmail.com/","msgid":"<20240119152021.655954-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T15:20:21","name":"Remove hosts/mipsbsd.h and scripttempl/mipsbsd.sc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119152021.655954-1-hjl.tools@gmail.com/mbox/"},{"id":189602,"url":"https://patchwork.plctlab.org/api/1.2/patches/189602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119160639.659155-1-hjl.tools@gmail.com/","msgid":"<20240119160639.659155-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T16:06:39","name":"ld: Remove scripttempl/elf_chaos.sc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119160639.659155-1-hjl.tools@gmail.com/mbox/"},{"id":189608,"url":"https://patchwork.plctlab.org/api/1.2/patches/189608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119164017.509102-1-xry111@xry111.site/","msgid":"<20240119164017.509102-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-19T16:38:24","name":"LoongArch: Fix some test failures about TLS desc and TLS relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119164017.509102-1-xry111@xry111.site/mbox/"},{"id":189664,"url":"https://patchwork.plctlab.org/api/1.2/patches/189664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-4-hjl.tools@gmail.com/","msgid":"<20240119194552.1255481-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T19:45:51","name":"[3/4] ld: Include the text section order file in PE COFF linker scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-4-hjl.tools@gmail.com/mbox/"},{"id":189663,"url":"https://patchwork.plctlab.org/api/1.2/patches/189663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-5-hjl.tools@gmail.com/","msgid":"<20240119194552.1255481-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T19:45:52","name":"[4/4] ld: Document --text-section-ordering-file FILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-5-hjl.tools@gmail.com/mbox/"},{"id":189703,"url":"https://patchwork.plctlab.org/api/1.2/patches/189703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240120024227.1566464-1-vladimir.mezentsev@oracle.com/","msgid":"<20240120024227.1566464-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-20T02:42:27","name":"Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240120024227.1566464-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":189788,"url":"https://patchwork.plctlab.org/api/1.2/patches/189788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121025527.1892303-1-mengqinggang@loongson.cn/","msgid":"<20240121025527.1892303-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-21T02:55:27","name":"LoongArch: gas: Don'\''t define LoongArch .align","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121025527.1892303-1-mengqinggang@loongson.cn/mbox/"},{"id":189789,"url":"https://patchwork.plctlab.org/api/1.2/patches/189789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121032326.1952820-1-mengqinggang@loongson.cn/","msgid":"<20240121032326.1952820-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-21T03:23:26","name":"LoongArch: gas: Start a new frag after instructions that can be relaxed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121032326.1952820-1-mengqinggang@loongson.cn/mbox/"},{"id":189841,"url":"https://patchwork.plctlab.org/api/1.2/patches/189841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121210142.568900-1-mark@klomp.org/","msgid":"<20240121210142.568900-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T21:01:42","name":"opcodes: tic4x_disassemble swap xcalloc arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121210142.568900-1-mark@klomp.org/mbox/"},{"id":189855,"url":"https://patchwork.plctlab.org/api/1.2/patches/189855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121231621.576801-1-mark@klomp.org/","msgid":"<20240121231621.576801-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:16:21","name":"libsframe: Fix calloc argument order in dump_sframe_header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121231621.576801-1-mark@klomp.org/mbox/"},{"id":189859,"url":"https://patchwork.plctlab.org/api/1.2/patches/189859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121234112.579191-1-mark@klomp.org/","msgid":"<20240121234112.579191-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:41:12","name":"binutils: Fix calloc argument order in coffgrok.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121234112.579191-1-mark@klomp.org/mbox/"},{"id":189860,"url":"https://patchwork.plctlab.org/api/1.2/patches/189860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121235038.580321-1-mark@klomp.org/","msgid":"<20240121235038.580321-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:50:38","name":"binutils: Fix calloc argument order in srconv.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121235038.580321-1-mark@klomp.org/mbox/"},{"id":189886,"url":"https://patchwork.plctlab.org/api/1.2/patches/189886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122022921.3008814-1-mengqinggang@loongson.cn/","msgid":"<20240122022921.3008814-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-22T02:29:21","name":"[v2] LoongArch: gas: Start a new frag after instructions that can be relaxed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122022921.3008814-1-mengqinggang@loongson.cn/mbox/"},{"id":190228,"url":"https://patchwork.plctlab.org/api/1.2/patches/190228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com/","msgid":"<5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com>","list_archive_url":null,"date":"2024-01-22T17:08:22","name":"Unable to build the AArch64 binutils sources with NDEBUG defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com/mbox/"},{"id":190238,"url":"https://patchwork.plctlab.org/api/1.2/patches/190238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd9bba79-7aca-622d-c6f2-92940aa2974a@oracle.com/","msgid":"","list_archive_url":null,"date":"2024-01-22T17:19:07","name":"Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd9bba79-7aca-622d-c6f2-92940aa2974a@oracle.com/mbox/"},{"id":190352,"url":"https://patchwork.plctlab.org/api/1.2/patches/190352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122191612.1678966-1-xry111@xry111.site/","msgid":"<20240122191612.1678966-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-22T19:14:03","name":"gas/NEWS, ld/NEWS: Announce LoongArch changes in 2.42","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122191612.1678966-1-xry111@xry111.site/mbox/"},{"id":190757,"url":"https://patchwork.plctlab.org/api/1.2/patches/190757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123070957.3398644-1-sam@gentoo.org/","msgid":"<20240123070957.3398644-1-sam@gentoo.org>","list_archive_url":null,"date":"2024-01-23T07:09:29","name":"[2.41,COMMITTED] Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123070957.3398644-1-sam@gentoo.org/mbox/"},{"id":190805,"url":"https://patchwork.plctlab.org/api/1.2/patches/190805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123093855.3617792-1-indu.bhagat@oracle.com/","msgid":"<20240123093855.3617792-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-23T09:38:55","name":"gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123093855.3617792-1-indu.bhagat@oracle.com/mbox/"},{"id":190861,"url":"https://patchwork.plctlab.org/api/1.2/patches/190861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123111325.36166-1-xry111@xry111.site/","msgid":"<20240123111325.36166-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-23T11:12:16","name":"[v2] gas/NEWS, ld/NEWS: Announce LoongArch changes in 2.42","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123111325.36166-1-xry111@xry111.site/mbox/"},{"id":190884,"url":"https://patchwork.plctlab.org/api/1.2/patches/190884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87fryomdy6.fsf@redhat.com/","msgid":"<87fryomdy6.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-23T12:28:17","name":"RFC: Document unexpected behaviour of --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87fryomdy6.fsf@redhat.com/mbox/"},{"id":190901,"url":"https://patchwork.plctlab.org/api/1.2/patches/190901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123130029.2100848-1-cailulu@loongson.cn/","msgid":"<20240123130029.2100848-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-23T13:00:29","name":"LoongArch: Fix the issue of excessive relocation generated by IE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123130029.2100848-1-cailulu@loongson.cn/mbox/"},{"id":191050,"url":"https://patchwork.plctlab.org/api/1.2/patches/191050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123162045.20625-1-piannetta@kalrayinc.com/","msgid":"<20240123162045.20625-1-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-01-23T16:20:45","name":"Add myself as the KVX port maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123162045.20625-1-piannetta@kalrayinc.com/mbox/"},{"id":191131,"url":"https://patchwork.plctlab.org/api/1.2/patches/191131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb1e06e9-e1e6-6f74-c888-b11e8387e1d5@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-23T18:30:52","name":"aarch64: Eliminate unused variable warnings with -DNDEBUG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb1e06e9-e1e6-6f74-c888-b11e8387e1d5@e124511.cambridge.arm.com/mbox/"},{"id":191382,"url":"https://patchwork.plctlab.org/api/1.2/patches/191382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124064046.1191952-1-indu.bhagat@oracle.com/","msgid":"<20240124064046.1191952-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T06:40:46","name":"[V2] gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124064046.1191952-1-indu.bhagat@oracle.com/mbox/"},{"id":191388,"url":"https://patchwork.plctlab.org/api/1.2/patches/191388/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-2-indu.bhagat@oracle.com/","msgid":"<20240124072629.1193542-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T07:26:28","name":"[V2,1/2] x86: testsuite: scfi: adjust COFI testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-2-indu.bhagat@oracle.com/mbox/"},{"id":191389,"url":"https://patchwork.plctlab.org/api/1.2/patches/191389/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-3-indu.bhagat@oracle.com/","msgid":"<20240124072629.1193542-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T07:26:29","name":"[V2,2/2] gas: scfi: untraceable control flow should be a hard error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-3-indu.bhagat@oracle.com/mbox/"},{"id":191449,"url":"https://patchwork.plctlab.org/api/1.2/patches/191449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-1-jiawei@iscas.ac.cn/","msgid":"<20240124093725.567220-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T09:37:24","name":"[v4,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-1-jiawei@iscas.ac.cn/mbox/"},{"id":191447,"url":"https://patchwork.plctlab.org/api/1.2/patches/191447/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-2-jiawei@iscas.ac.cn/","msgid":"<20240124093725.567220-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T09:37:25","name":"[v4,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-2-jiawei@iscas.ac.cn/mbox/"},{"id":191486,"url":"https://patchwork.plctlab.org/api/1.2/patches/191486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124112014.2675193-1-rjones@redhat.com/","msgid":"<20240124112014.2675193-1-rjones@redhat.com>","list_archive_url":null,"date":"2024-01-24T11:20:05","name":"binutils/windmc: Parse input correctly on big endian hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124112014.2675193-1-rjones@redhat.com/mbox/"},{"id":191556,"url":"https://patchwork.plctlab.org/api/1.2/patches/191556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124122523.384659-2-rjones@redhat.com/","msgid":"<20240124122523.384659-2-rjones@redhat.com>","list_archive_url":null,"date":"2024-01-24T12:25:23","name":"[v2] binutils/windmc: Parse input correctly on big endian hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124122523.384659-2-rjones@redhat.com/mbox/"},{"id":191579,"url":"https://patchwork.plctlab.org/api/1.2/patches/191579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124135055.4214-1-jiawei@iscas.ac.cn/","msgid":"<20240124135055.4214-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T13:50:55","name":"[v2] RISC-V: Add Zcmt instructions and csrs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124135055.4214-1-jiawei@iscas.ac.cn/mbox/"},{"id":191786,"url":"https://patchwork.plctlab.org/api/1.2/patches/191786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124225103.219222-1-hjl.tools@gmail.com/","msgid":"<20240124225103.219222-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-24T22:51:03","name":"ld: Improve --fatal-warnings for unknown command-line options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124225103.219222-1-hjl.tools@gmail.com/mbox/"},{"id":191792,"url":"https://patchwork.plctlab.org/api/1.2/patches/191792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZbGfgJ8PBNvw3e67@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-24T23:38:40","name":"riscv64-pei uninitialised data writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZbGfgJ8PBNvw3e67@squeak.grove.modra.org/mbox/"},{"id":192011,"url":"https://patchwork.plctlab.org/api/1.2/patches/192011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125112846.1999078-1-mengqinggang@loongson.cn/","msgid":"<20240125112846.1999078-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-25T11:28:46","name":"LoongArch: gas: Add support for s9 register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125112846.1999078-1-mengqinggang@loongson.cn/mbox/"},{"id":192082,"url":"https://patchwork.plctlab.org/api/1.2/patches/192082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125134238.174841-1-xry111@xry111.site/","msgid":"<20240125134238.174841-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-25T13:36:26","name":"LoongArch: Disallow TLS transition when a section contains TLS_IE64 or TLS_DESC64 reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125134238.174841-1-xry111@xry111.site/mbox/"},{"id":192143,"url":"https://patchwork.plctlab.org/api/1.2/patches/192143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125154319.788647-1-hjl.tools@gmail.com/","msgid":"<20240125154319.788647-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T15:43:19","name":"ld: Always call output_unknown_cmdline_warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125154319.788647-1-hjl.tools@gmail.com/mbox/"},{"id":192155,"url":"https://patchwork.plctlab.org/api/1.2/patches/192155/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125161127.893781-1-hjl.tools@gmail.com/","msgid":"<20240125161127.893781-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T16:11:27","name":"ld: Xfail PR ld/31289 tests for some targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125161127.893781-1-hjl.tools@gmail.com/mbox/"},{"id":192219,"url":"https://patchwork.plctlab.org/api/1.2/patches/192219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125180804.1175199-1-hjl.tools@gmail.com/","msgid":"<20240125180804.1175199-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T18:08:04","name":"elf: Add is_standard_elf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125180804.1175199-1-hjl.tools@gmail.com/mbox/"},{"id":192247,"url":"https://patchwork.plctlab.org/api/1.2/patches/192247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125183417.1234307-1-hjl.tools@gmail.com/","msgid":"<20240125183417.1234307-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T18:34:17","name":"ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125183417.1234307-1-hjl.tools@gmail.com/mbox/"},{"id":192288,"url":"https://patchwork.plctlab.org/api/1.2/patches/192288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125201102.1998061-1-hjl.tools@gmail.com/","msgid":"<20240125201102.1998061-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T20:11:02","name":"bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125201102.1998061-1-hjl.tools@gmail.com/mbox/"},{"id":192362,"url":"https://patchwork.plctlab.org/api/1.2/patches/192362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126031133.3457231-1-mengqinggang@loongson.cn/","msgid":"<20240126031133.3457231-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-26T03:11:33","name":"[v2] LoongArch: gas: Add support for s9 register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126031133.3457231-1-mengqinggang@loongson.cn/mbox/"},{"id":192366,"url":"https://patchwork.plctlab.org/api/1.2/patches/192366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126033932.3577932-1-mengqinggang@loongson.cn/","msgid":"<20240126033932.3577932-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-26T03:39:32","name":"LoongArch: Fix a bug of getting relocation type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126033932.3577932-1-mengqinggang@loongson.cn/mbox/"},{"id":192435,"url":"https://patchwork.plctlab.org/api/1.2/patches/192435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126090005.3265355-1-indu.bhagat@oracle.com/","msgid":"<20240126090005.3265355-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:00:05","name":"[V3] gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126090005.3265355-1-indu.bhagat@oracle.com/mbox/"},{"id":192464,"url":"https://patchwork.plctlab.org/api/1.2/patches/192464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-2-indu.bhagat@oracle.com/","msgid":"<20240126091917.3266816-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:19:16","name":"[V3,1/2] x86: testsuite: scfi: adjust COFI testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-2-indu.bhagat@oracle.com/mbox/"},{"id":192465,"url":"https://patchwork.plctlab.org/api/1.2/patches/192465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-3-indu.bhagat@oracle.com/","msgid":"<20240126091917.3266816-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:19:17","name":"[V3,2/2] gas: scfi: untraceable control flow should be a hard error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-3-indu.bhagat@oracle.com/mbox/"},{"id":192579,"url":"https://patchwork.plctlab.org/api/1.2/patches/192579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bee88f75-3a6a-4be7-9a7e-f877cd5a8a2e@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-26T12:29:11","name":"x86: move Q-suffix-to-REX.W translation logic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bee88f75-3a6a-4be7-9a7e-f877cd5a8a2e@suse.com/mbox/"},{"id":192596,"url":"https://patchwork.plctlab.org/api/1.2/patches/192596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-1-cailulu@loongson.cn/","msgid":"<20240126135540.3437675-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-26T13:55:39","name":"[1/2] LoongArch: Delete extra instructions when TLS type transition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-1-cailulu@loongson.cn/mbox/"},{"id":192597,"url":"https://patchwork.plctlab.org/api/1.2/patches/192597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-2-cailulu@loongson.cn/","msgid":"<20240126135540.3437675-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-26T13:55:40","name":"[2/2] LoongArch: Fix some test cases for TLS transition and relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-2-cailulu@loongson.cn/mbox/"},{"id":192601,"url":"https://patchwork.plctlab.org/api/1.2/patches/192601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135914.2400826-1-hjl.tools@gmail.com/","msgid":"<20240126135914.2400826-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T13:59:14","name":"elf: Rename is_standard_elf to uses_elf_em","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135914.2400826-1-hjl.tools@gmail.com/mbox/"},{"id":192714,"url":"https://patchwork.plctlab.org/api/1.2/patches/192714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126172815.3007950-1-hjl.tools@gmail.com/","msgid":"<20240126172815.3007950-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T17:28:15","name":"ld: Turn on --error-execstack for --warn-execstack --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126172815.3007950-1-hjl.tools@gmail.com/mbox/"},{"id":192734,"url":"https://patchwork.plctlab.org/api/1.2/patches/192734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126180948.3121701-1-hjl.tools@gmail.com/","msgid":"<20240126180948.3121701-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:09:48","name":"ld: Turn on --error-execstack/--error-rwx-segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126180948.3121701-1-hjl.tools@gmail.com/mbox/"},{"id":192761,"url":"https://patchwork.plctlab.org/api/1.2/patches/192761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-2-hjl.tools@gmail.com/","msgid":"<20240126185652.3464023-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:56:51","name":"[1/2] ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-2-hjl.tools@gmail.com/mbox/"},{"id":192762,"url":"https://patchwork.plctlab.org/api/1.2/patches/192762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-3-hjl.tools@gmail.com/","msgid":"<20240126185652.3464023-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:56:52","name":"[2/2] bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-3-hjl.tools@gmail.com/mbox/"},{"id":192789,"url":"https://patchwork.plctlab.org/api/1.2/patches/192789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214553.46536-1-hjl.tools@gmail.com/","msgid":"<20240126214553.46536-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:45:53","name":"[v2] ld: Turn on --error-execstack/--error-rwx-segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214553.46536-1-hjl.tools@gmail.com/mbox/"},{"id":192791,"url":"https://patchwork.plctlab.org/api/1.2/patches/192791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-2-hjl.tools@gmail.com/","msgid":"<20240126214609.46554-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:46:08","name":"[v2,1/2] ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-2-hjl.tools@gmail.com/mbox/"},{"id":192790,"url":"https://patchwork.plctlab.org/api/1.2/patches/192790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-3-hjl.tools@gmail.com/","msgid":"<20240126214609.46554-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:46:09","name":"[v2,2/2] bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-3-hjl.tools@gmail.com/mbox/"},{"id":193003,"url":"https://patchwork.plctlab.org/api/1.2/patches/193003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-1-cailulu@loongson.cn/","msgid":"<20240127131211.795952-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-27T13:12:10","name":"[1/2] LoongArch: Fix incorrect type transition under extreme cmodel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-1-cailulu@loongson.cn/mbox/"},{"id":193004,"url":"https://patchwork.plctlab.org/api/1.2/patches/193004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-2-cailulu@loongson.cn/","msgid":"<20240127131211.795952-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-27T13:12:11","name":"[2/2] LoongArch: update test cases about TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-2-cailulu@loongson.cn/mbox/"},{"id":193460,"url":"https://patchwork.plctlab.org/api/1.2/patches/193460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129131741.48824-1-nelson@rivosinc.com/","msgid":"<20240129131741.48824-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2024-01-29T13:17:41","name":"RISC-V: Don'\''t generate branch/jump relocation if symbol is local when no-relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129131741.48824-1-nelson@rivosinc.com/mbox/"},{"id":193661,"url":"https://patchwork.plctlab.org/api/1.2/patches/193661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129182803.4867-1-jose.marchesi@oracle.com/","msgid":"<20240129182803.4867-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2024-01-29T18:28:03","name":"bpf: there is no ldinddw nor ldabsdw instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129182803.4867-1-jose.marchesi@oracle.com/mbox/"},{"id":193729,"url":"https://patchwork.plctlab.org/api/1.2/patches/193729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zbgx8mkERXho4pOT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-29T23:17:06","name":"PR31314, chew crashing on use of uninitialized value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zbgx8mkERXho4pOT@squeak.grove.modra.org/mbox/"},{"id":193763,"url":"https://patchwork.plctlab.org/api/1.2/patches/193763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-2-tom@tromey.com/","msgid":"<20240130010540.1754740-2-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:31","name":"[1/3] Make several more BFD globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-2-tom@tromey.com/mbox/"},{"id":193764,"url":"https://patchwork.plctlab.org/api/1.2/patches/193764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-3-tom@tromey.com/","msgid":"<20240130010540.1754740-3-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:32","name":"[2/3] Do not call fputc from _bfd_doprnt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-3-tom@tromey.com/mbox/"},{"id":193765,"url":"https://patchwork.plctlab.org/api/1.2/patches/193765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-4-tom@tromey.com/","msgid":"<20240130010540.1754740-4-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:33","name":"[3/3] Introduce bfd_print_error function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-4-tom@tromey.com/mbox/"},{"id":193860,"url":"https://patchwork.plctlab.org/api/1.2/patches/193860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130063630.2931301-1-hau.hsu@sifive.com/","msgid":"<20240130063630.2931301-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-01-30T06:36:30","name":"[v2] RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130063630.2931301-1-hau.hsu@sifive.com/mbox/"},{"id":193892,"url":"https://patchwork.plctlab.org/api/1.2/patches/193892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130085431.737432-1-indu.bhagat@oracle.com/","msgid":"<20240130085431.737432-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-30T08:54:31","name":"[COMMITTED,2.42] gas: scfi: add missing ginsn-cofi-1 testcase files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130085431.737432-1-indu.bhagat@oracle.com/mbox/"},{"id":193994,"url":"https://patchwork.plctlab.org/api/1.2/patches/193994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-1-jiawei@iscas.ac.cn/","msgid":"<20240130110816.655087-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-30T11:08:15","name":"[v5,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-1-jiawei@iscas.ac.cn/mbox/"},{"id":193995,"url":"https://patchwork.plctlab.org/api/1.2/patches/193995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-2-jiawei@iscas.ac.cn/","msgid":"<20240130110816.655087-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-30T11:08:16","name":"[v5,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-2-jiawei@iscas.ac.cn/mbox/"},{"id":194179,"url":"https://patchwork.plctlab.org/api/1.2/patches/194179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b086ae27-bb91-4597-9392-63bfd0b41f35@gjlay.de/","msgid":"","list_archive_url":null,"date":"2024-01-30T13:53:18","name":"[avr,1/1] Addendum to PR31124: Don'\''t PROVIDE __flmap_init_label","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b086ae27-bb91-4597-9392-63bfd0b41f35@gjlay.de/mbox/"},{"id":194261,"url":"https://patchwork.plctlab.org/api/1.2/patches/194261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59148A03F40658E472D79B60807D2@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2024-01-30T18:21:25","name":"bfd: check for truncation with R_RISCV_32 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59148A03F40658E472D79B60807D2@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":194576,"url":"https://patchwork.plctlab.org/api/1.2/patches/194576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131083244.718579-1-syq@gcc.gnu.org/","msgid":"<20240131083244.718579-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-01-31T08:32:44","name":"MIPS: support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131083244.718579-1-syq@gcc.gnu.org/mbox/"},{"id":194770,"url":"https://patchwork.plctlab.org/api/1.2/patches/194770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-1-jiawei@iscas.ac.cn/","msgid":"<20240131141122.350700-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-31T14:11:21","name":"[v6,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-1-jiawei@iscas.ac.cn/mbox/"},{"id":194769,"url":"https://patchwork.plctlab.org/api/1.2/patches/194769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-2-jiawei@iscas.ac.cn/","msgid":"<20240131141122.350700-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-31T14:11:22","name":"[v6,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-2-jiawei@iscas.ac.cn/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-01/mbox/"},{"id":64,"url":"https://patchwork.plctlab.org/api/1.2/bundles/64/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2024-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":195477,"url":"https://patchwork.plctlab.org/api/1.2/patches/195477/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201213647.1160809-1-vladimir.mezentsev@oracle.com/","msgid":"<20240201213647.1160809-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-02-01T21:36:46","name":"[COMMITTED] gprofng: Remove unused macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201213647.1160809-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":195495,"url":"https://patchwork.plctlab.org/api/1.2/patches/195495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201224749.214439-1-hjl.tools@gmail.com/","msgid":"<20240201224749.214439-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-01T22:47:49","name":"x86: Disallow APX instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201224749.214439-1-hjl.tools@gmail.com/mbox/"},{"id":195583,"url":"https://patchwork.plctlab.org/api/1.2/patches/195583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202060316.80187-1-sloosemore@baylibre.com/","msgid":"<20240202060316.80187-1-sloosemore@baylibre.com>","list_archive_url":null,"date":"2024-02-02T06:03:16","name":"[Committed] MAINTAINERS: Update my e-mail address.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202060316.80187-1-sloosemore@baylibre.com/mbox/"},{"id":195608,"url":"https://patchwork.plctlab.org/api/1.2/patches/195608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202063919.1414368-1-syq@gcc.gnu.org/","msgid":"<20240202063919.1414368-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T06:39:19","name":"MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202063919.1414368-1-syq@gcc.gnu.org/mbox/"},{"id":195614,"url":"https://patchwork.plctlab.org/api/1.2/patches/195614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202064242.1414724-1-syq@gcc.gnu.org/","msgid":"<20240202064242.1414724-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T06:42:42","name":"[v3] MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202064242.1414724-1-syq@gcc.gnu.org/mbox/"},{"id":195673,"url":"https://patchwork.plctlab.org/api/1.2/patches/195673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202072547.213705-1-indu.bhagat@oracle.com/","msgid":"<20240202072547.213705-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-02T07:25:47","name":"gas: x86: ginsn: handle sub-QWORD ALU with imm and MOV ops correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202072547.213705-1-indu.bhagat@oracle.com/mbox/"},{"id":195780,"url":"https://patchwork.plctlab.org/api/1.2/patches/195780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2384ac80-6530-4097-8d60-d37336aaa341@suse.com/","msgid":"<2384ac80-6530-4097-8d60-d37336aaa341@suse.com>","list_archive_url":null,"date":"2024-02-02T10:25:59","name":"x86: change type of Dwarf2 register numbers in register table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2384ac80-6530-4097-8d60-d37336aaa341@suse.com/mbox/"},{"id":195790,"url":"https://patchwork.plctlab.org/api/1.2/patches/195790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1623239c-b244-4581-b021-b65567561e3d@suse.com/","msgid":"<1623239c-b244-4581-b021-b65567561e3d@suse.com>","list_archive_url":null,"date":"2024-02-02T10:40:16","name":"[1/2] x86/APX: VROUND{P,S}{S,D} encodings require AVX512{F,VL}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1623239c-b244-4581-b021-b65567561e3d@suse.com/mbox/"},{"id":195791,"url":"https://patchwork.plctlab.org/api/1.2/patches/195791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com/","msgid":"<1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com>","list_archive_url":null,"date":"2024-02-02T10:41:50","name":"x86/APX: with REX2 map 1 doesn'\''t \"chain\" to maps 2 or 3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com/mbox/"},{"id":195811,"url":"https://patchwork.plctlab.org/api/1.2/patches/195811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202113310.145132-1-hjl.tools@gmail.com/","msgid":"<20240202113310.145132-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-02T11:33:10","name":"[v2] x86: Disallow instructions with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202113310.145132-1-hjl.tools@gmail.com/mbox/"},{"id":195850,"url":"https://patchwork.plctlab.org/api/1.2/patches/195850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202125105.1504614-1-syq@gcc.gnu.org/","msgid":"<20240202125105.1504614-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T12:51:05","name":"[v4] MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202125105.1504614-1-syq@gcc.gnu.org/mbox/"},{"id":195853,"url":"https://patchwork.plctlab.org/api/1.2/patches/195853/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202130057.84624-2-xry111@xry111.site/","msgid":"<20240202130057.84624-2-xry111@xry111.site>","list_archive_url":null,"date":"2024-02-02T13:00:58","name":"LoongArch: gas: Fix the types of symbols referred with %le_*_r in the symtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202130057.84624-2-xry111@xry111.site/mbox/"},{"id":196080,"url":"https://patchwork.plctlab.org/api/1.2/patches/196080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202232542.2282432-1-indu.bhagat@oracle.com/","msgid":"<20240202232542.2282432-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-02T23:25:42","name":"gas: scfi: fix failing test on Solaris2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202232542.2282432-1-indu.bhagat@oracle.com/mbox/"},{"id":196407,"url":"https://patchwork.plctlab.org/api/1.2/patches/196407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-2-cailulu@loongson.cn/","msgid":"<20240204031132.3978170-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:11:31","name":"[v2,1/2] LoongArch: Delete extra instructions when TLS type transition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-2-cailulu@loongson.cn/mbox/"},{"id":196406,"url":"https://patchwork.plctlab.org/api/1.2/patches/196406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-3-cailulu@loongson.cn/","msgid":"<20240204031132.3978170-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:11:32","name":"[v2,2/2] LoongArch: Fix some test cases for TLS transition and relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-3-cailulu@loongson.cn/mbox/"},{"id":196409,"url":"https://patchwork.plctlab.org/api/1.2/patches/196409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031819.3982654-1-cailulu@loongson.cn/","msgid":"<20240204031819.3982654-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:18:19","name":"LoongArch: Fix the issue of excessive relocation generated by IE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031819.3982654-1-cailulu@loongson.cn/mbox/"},{"id":196442,"url":"https://patchwork.plctlab.org/api/1.2/patches/196442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204065338.161932-1-mengqinggang@loongson.cn/","msgid":"<20240204065338.161932-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-04T06:53:38","name":"LoongArch: Fix the bug of R_LARCH_AGLIN caused by discard section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204065338.161932-1-mengqinggang@loongson.cn/mbox/"},{"id":196611,"url":"https://patchwork.plctlab.org/api/1.2/patches/196611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205013937.95317-1-nelson@rivosinc.com/","msgid":"<20240205013937.95317-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2024-02-05T01:39:37","name":"RISC-V: Support B, Zaamo and Zalrsc extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205013937.95317-1-nelson@rivosinc.com/mbox/"},{"id":196702,"url":"https://patchwork.plctlab.org/api/1.2/patches/196702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205093231.2817816-1-mengqinggang@loongson.cn/","msgid":"<20240205093231.2817816-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-05T09:32:31","name":"LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205093231.2817816-1-mengqinggang@loongson.cn/mbox/"},{"id":196714,"url":"https://patchwork.plctlab.org/api/1.2/patches/196714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205101427.2862503-1-syq@gcc.gnu.org/","msgid":"<20240205101427.2862503-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-05T10:14:27","name":"MIPS/Gas: Support .L/$ as the mark of local symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205101427.2862503-1-syq@gcc.gnu.org/mbox/"},{"id":197000,"url":"https://patchwork.plctlab.org/api/1.2/patches/197000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205200028.219844-1-hjl.tools@gmail.com/","msgid":"<20240205200028.219844-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-05T20:00:28","name":"x86: Warn .insn instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205200028.219844-1-hjl.tools@gmail.com/mbox/"},{"id":197207,"url":"https://patchwork.plctlab.org/api/1.2/patches/197207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcHZbTFf/DLnqZAX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-06T07:02:05","name":"Link x86-64 mark-plt-1.so with --no-as-needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcHZbTFf/DLnqZAX@squeak.grove.modra.org/mbox/"},{"id":197324,"url":"https://patchwork.plctlab.org/api/1.2/patches/197324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206113358.999065-1-hjl.tools@gmail.com/","msgid":"<20240206113358.999065-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-06T11:33:58","name":"[v2] x86: Warn .insn instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206113358.999065-1-hjl.tools@gmail.com/mbox/"},{"id":197512,"url":"https://patchwork.plctlab.org/api/1.2/patches/197512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206153020.3706354-1-hjl.tools@gmail.com/","msgid":"<20240206153020.3706354-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-06T15:30:20","name":"x86-64: Add R_X86_64_CODE_6_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206153020.3706354-1-hjl.tools@gmail.com/mbox/"},{"id":197549,"url":"https://patchwork.plctlab.org/api/1.2/patches/197549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206170538.2937169-1-syq@gcc.gnu.org/","msgid":"<20240206170538.2937169-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-06T17:05:38","name":"[v4] MIPS/Gas: Disallow branch to absolute address for PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206170538.2937169-1-syq@gcc.gnu.org/mbox/"},{"id":197880,"url":"https://patchwork.plctlab.org/api/1.2/patches/197880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0EXQQ9Ie5YyAh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-07T12:14:09","name":"memory leak in objdump disassemble_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0EXQQ9Ie5YyAh@squeak.grove.modra.org/mbox/"},{"id":197882,"url":"https://patchwork.plctlab.org/api/1.2/patches/197882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0NYXnHSjXvnqT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-07T12:14:45","name":"asan: NULL dereference in _bfd_mips_final_write_processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0NYXnHSjXvnqT@squeak.grove.modra.org/mbox/"},{"id":197896,"url":"https://patchwork.plctlab.org/api/1.2/patches/197896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207124245.1797095-1-hjl.tools@gmail.com/","msgid":"<20240207124245.1797095-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-07T12:42:45","name":"[v2] x86-64: Add R_X86_64_CODE_6_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207124245.1797095-1-hjl.tools@gmail.com/mbox/"},{"id":197996,"url":"https://patchwork.plctlab.org/api/1.2/patches/197996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207173102.2989195-1-syq@gcc.gnu.org/","msgid":"<20240207173102.2989195-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-07T17:31:02","name":"[v5] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207173102.2989195-1-syq@gcc.gnu.org/mbox/"},{"id":198032,"url":"https://patchwork.plctlab.org/api/1.2/patches/198032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ec5c368-3181-41e9-8343-00baa9247f31@arm.com/","msgid":"<2ec5c368-3181-41e9-8343-00baa9247f31@arm.com>","list_archive_url":null,"date":"2024-02-07T18:33:37","name":"[Binutils] arm: Add support for Armv9.5-A","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ec5c368-3181-41e9-8343-00baa9247f31@arm.com/mbox/"},{"id":198192,"url":"https://patchwork.plctlab.org/api/1.2/patches/198192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208071030.3712545-1-indu.bhagat@oracle.com/","msgid":"<20240208071030.3712545-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-08T07:10:30","name":"[V2] gas: scfi: fix failing test on Solaris2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208071030.3712545-1-indu.bhagat@oracle.com/mbox/"},{"id":198543,"url":"https://patchwork.plctlab.org/api/1.2/patches/198543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208193151.1605759-1-sam@rfc1149.net/","msgid":"<20240208193151.1605759-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-02-08T19:31:51","name":"[v2] gdb/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208193151.1605759-1-sam@rfc1149.net/mbox/"},{"id":198570,"url":"https://patchwork.plctlab.org/api/1.2/patches/198570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcU/WKi1HL0RVtzL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-08T20:53:44","name":"PR31208, strip can break ELF alignment requirements","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcU/WKi1HL0RVtzL@squeak.grove.modra.org/mbox/"},{"id":198607,"url":"https://patchwork.plctlab.org/api/1.2/patches/198607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208221534.637556-2-mary.bennett682@gmail.com/","msgid":"<20240208221534.637556-2-mary.bennett682@gmail.com>","list_archive_url":null,"date":"2024-02-08T22:15:34","name":"[1/1] RISC-V: Add support for XCVbitmanip extension in CV32E40Pv2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208221534.637556-2-mary.bennett682@gmail.com/mbox/"},{"id":198720,"url":"https://patchwork.plctlab.org/api/1.2/patches/198720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcWNcCVyvAPOKV3k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-09T02:26:56","name":"PR 14962 testcase xcoff failure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcWNcCVyvAPOKV3k@squeak.grove.modra.org/mbox/"},{"id":198764,"url":"https://patchwork.plctlab.org/api/1.2/patches/198764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9e0ab9a-acf4-4856-9582-fb664e0565c6@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T06:58:34","name":"SCFI: correct test names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9e0ab9a-acf4-4856-9582-fb664e0565c6@suse.com/mbox/"},{"id":198776,"url":"https://patchwork.plctlab.org/api/1.2/patches/198776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com/","msgid":"<77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com>","list_archive_url":null,"date":"2024-02-09T07:51:02","name":"x86: drop redundant Xmmword","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com/mbox/"},{"id":198777,"url":"https://patchwork.plctlab.org/api/1.2/patches/198777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa744da8-5db0-4b94-a379-4aad4749cc92@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T07:51:58","name":"x86: don'\''t use VexWIG in SSE2AVX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa744da8-5db0-4b94-a379-4aad4749cc92@suse.com/mbox/"},{"id":198778,"url":"https://patchwork.plctlab.org/api/1.2/patches/198778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00bab805-a894-49cc-8018-f936f12866d6@suse.com/","msgid":"<00bab805-a894-49cc-8018-f936f12866d6@suse.com>","list_archive_url":null,"date":"2024-02-09T08:10:41","name":"x86/APX: drop stray IgnoreSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00bab805-a894-49cc-8018-f936f12866d6@suse.com/mbox/"},{"id":198779,"url":"https://patchwork.plctlab.org/api/1.2/patches/198779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/262f296e-673b-47f0-a764-276939161d64@suse.com/","msgid":"<262f296e-673b-47f0-a764-276939161d64@suse.com>","list_archive_url":null,"date":"2024-02-09T08:11:19","name":"x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/262f296e-673b-47f0-a764-276939161d64@suse.com/mbox/"},{"id":198909,"url":"https://patchwork.plctlab.org/api/1.2/patches/198909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CY8PR12MB7516CCA73BE73D93FCFD4692A84B2@CY8PR12MB7516.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T14:27:06","name":"arc: Put DBNZ instruction to a separate class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CY8PR12MB7516CCA73BE73D93FCFD4692A84B2@CY8PR12MB7516.namprd12.prod.outlook.com/mbox/"},{"id":199035,"url":"https://patchwork.plctlab.org/api/1.2/patches/199035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/febe8f74-7b1c-417f-b446-1be95f50d5b6@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T17:54:33","name":"[COMMITTED] PowerPC: Add support for Power11 options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/febe8f74-7b1c-417f-b446-1be95f50d5b6@linux.ibm.com/mbox/"},{"id":199037,"url":"https://patchwork.plctlab.org/api/1.2/patches/199037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240209180734.443763-2-hawkinsw@obs.cr/","msgid":"<20240209180734.443763-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-09T18:07:32","name":"[1/1] objdump: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240209180734.443763-2-hawkinsw@obs.cr/mbox/"},{"id":199266,"url":"https://patchwork.plctlab.org/api/1.2/patches/199266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240210134217.108537-1-hjl.tools@gmail.com/","msgid":"<20240210134217.108537-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-10T13:42:17","name":"ld: Add -plugin-save-temps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240210134217.108537-1-hjl.tools@gmail.com/mbox/"},{"id":199730,"url":"https://patchwork.plctlab.org/api/1.2/patches/199730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcoSy1kMuaYoEg2-@hydra/","msgid":"","list_archive_url":null,"date":"2024-02-12T12:44:59","name":"Add support to readelf for the PT_OPENBSD_SYSCALLS segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcoSy1kMuaYoEg2-@hydra/mbox/"},{"id":199953,"url":"https://patchwork.plctlab.org/api/1.2/patches/199953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240212174209.620310-2-hawkinsw@obs.cr/","msgid":"<20240212174209.620310-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-12T17:42:06","name":"[v2,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240212174209.620310-2-hawkinsw@obs.cr/mbox/"},{"id":200539,"url":"https://patchwork.plctlab.org/api/1.2/patches/200539/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240213180311.2141095-1-srinath.parvathaneni@arm.com/","msgid":"<20240213180311.2141095-1-srinath.parvathaneni@arm.com>","list_archive_url":null,"date":"2024-02-13T18:03:11","name":"[v1,1/1,Binutils] aarch64: Fix the 2nd operand in gcsstr and gcssttr instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240213180311.2141095-1-srinath.parvathaneni@arm.com/mbox/"},{"id":200728,"url":"https://patchwork.plctlab.org/api/1.2/patches/200728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zcv4BvpYtkjtrkSZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-13T23:15:18","name":"s390-linux FAIL: pr22269-1 (static pie undefined weak)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zcv4BvpYtkjtrkSZ@squeak.grove.modra.org/mbox/"},{"id":200900,"url":"https://patchwork.plctlab.org/api/1.2/patches/200900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214104954.40036-1-list+bin@vahedi.org/","msgid":"<20240214104954.40036-1-list+bin@vahedi.org>","list_archive_url":null,"date":"2024-02-14T10:49:54","name":"[PUSHED] arc: Put DBNZ instruction to a separate class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214104954.40036-1-list+bin@vahedi.org/mbox/"},{"id":201000,"url":"https://patchwork.plctlab.org/api/1.2/patches/201000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214160303.869180-2-hawkinsw@obs.cr/","msgid":"<20240214160303.869180-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-14T16:03:00","name":"[v3,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214160303.869180-2-hawkinsw@obs.cr/mbox/"},{"id":201146,"url":"https://patchwork.plctlab.org/api/1.2/patches/201146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214221257.908126-2-hawkinsw@obs.cr/","msgid":"<20240214221257.908126-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-14T22:12:53","name":"[v4,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214221257.908126-2-hawkinsw@obs.cr/mbox/"},{"id":201229,"url":"https://patchwork.plctlab.org/api/1.2/patches/201229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc1osM8Uw97ZVfni@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T01:28:16","name":"PR30308, infinite recursion in i386_intel_simplify","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc1osM8Uw97ZVfni@squeak.grove.modra.org/mbox/"},{"id":201258,"url":"https://patchwork.plctlab.org/api/1.2/patches/201258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3HVzeGPJow4z6i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T08:12:07","name":"PR28448, Memory leak in function add_symbols(plugin.c)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3HVzeGPJow4z6i@squeak.grove.modra.org/mbox/"},{"id":201262,"url":"https://patchwork.plctlab.org/api/1.2/patches/201262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3PBgzPLJtG2h7F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T08:44:54","name":"PR28448, Memory leak in function add_symbols(plugin.c)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3PBgzPLJtG2h7F@squeak.grove.modra.org/mbox/"},{"id":201600,"url":"https://patchwork.plctlab.org/api/1.2/patches/201600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-2-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:08","name":"[01/14] s390: Lower severity of assembler syntax errors from fatal to error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-2-jremus@linux.ibm.com/mbox/"},{"id":201596,"url":"https://patchwork.plctlab.org/api/1.2/patches/201596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-3-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:09","name":"[02/14] s390: Enhance handling of syntax errors in assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-3-jremus@linux.ibm.com/mbox/"},{"id":201597,"url":"https://patchwork.plctlab.org/api/1.2/patches/201597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-4-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:10","name":"[03/14] s390: Do not erroneously use base operand value for length operand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-4-jremus@linux.ibm.com/mbox/"},{"id":201598,"url":"https://patchwork.plctlab.org/api/1.2/patches/201598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-5-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:11","name":"[04/14] s390: Correct setting of highgprs flag in ELF output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-5-jremus@linux.ibm.com/mbox/"},{"id":201599,"url":"https://patchwork.plctlab.org/api/1.2/patches/201599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-6-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:12","name":"[05/14] s390: Assemble processor specific test cases for their processor","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-6-jremus@linux.ibm.com/mbox/"},{"id":201603,"url":"https://patchwork.plctlab.org/api/1.2/patches/201603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-7-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:13","name":"[06/14] s390: Add comments to assembler operand parsing logic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-7-jremus@linux.ibm.com/mbox/"},{"id":201601,"url":"https://patchwork.plctlab.org/api/1.2/patches/201601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-8-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:14","name":"[07/14] s390: Add test cases for base/index register 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-8-jremus@linux.ibm.com/mbox/"},{"id":201607,"url":"https://patchwork.plctlab.org/api/1.2/patches/201607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-9-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-9-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:15","name":"[08/14] s390: Add test case for disassembler option warn-areg-zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-9-jremus@linux.ibm.com/mbox/"},{"id":201615,"url":"https://patchwork.plctlab.org/api/1.2/patches/201615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-10-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-10-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:16","name":"[09/14] s390: Revise s390-specific assembler option descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-10-jremus@linux.ibm.com/mbox/"},{"id":201612,"url":"https://patchwork.plctlab.org/api/1.2/patches/201612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-11-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-11-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:17","name":"[10/14] s390: Warn when register name type does not match operand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-11-jremus@linux.ibm.com/mbox/"},{"id":201602,"url":"https://patchwork.plctlab.org/api/1.2/patches/201602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-12-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-12-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:18","name":"[11/14] s390: Print base register 0 as \"0\" in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-12-jremus@linux.ibm.com/mbox/"},{"id":201613,"url":"https://patchwork.plctlab.org/api/1.2/patches/201613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-13-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-13-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:19","name":"[12/14] s390: Allow to explicitly omit base register operand in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-13-jremus@linux.ibm.com/mbox/"},{"id":201609,"url":"https://patchwork.plctlab.org/api/1.2/patches/201609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-14-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-14-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:20","name":"[13/14] s390: Provide operand number in assembler warning and error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-14-jremus@linux.ibm.com/mbox/"},{"id":201605,"url":"https://patchwork.plctlab.org/api/1.2/patches/201605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-15-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-15-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:21","name":"[14/14] s390: Be more verbose about missing operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-15-jremus@linux.ibm.com/mbox/"},{"id":201817,"url":"https://patchwork.plctlab.org/api/1.2/patches/201817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215230421.2032627-1-hjl.tools@gmail.com/","msgid":"<20240215230421.2032627-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-15T23:04:21","name":"x86: Display -msse-check= default as none","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215230421.2032627-1-hjl.tools@gmail.com/mbox/"},{"id":202017,"url":"https://patchwork.plctlab.org/api/1.2/patches/202017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com/","msgid":"<4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com>","list_archive_url":null,"date":"2024-02-16T09:46:24","name":"x86/APX: INV{EPT,PCID,VPID} are WIG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com/mbox/"},{"id":202018,"url":"https://patchwork.plctlab.org/api/1.2/patches/202018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57c348fd-5677-4350-9578-91d47552cc91@suse.com/","msgid":"<57c348fd-5677-4350-9578-91d47552cc91@suse.com>","list_archive_url":null,"date":"2024-02-16T09:47:05","name":"x86: also permit YMM/ZMM use in CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57c348fd-5677-4350-9578-91d47552cc91@suse.com/mbox/"},{"id":202019,"url":"https://patchwork.plctlab.org/api/1.2/patches/202019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3421256-b2a3-4a22-b3fc-eaad278ad721@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-16T09:47:49","name":"x86: document -moperand-check=","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3421256-b2a3-4a22-b3fc-eaad278ad721@suse.com/mbox/"},{"id":202020,"url":"https://patchwork.plctlab.org/api/1.2/patches/202020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com/","msgid":"<36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com>","list_archive_url":null,"date":"2024-02-16T09:48:28","name":"[v2] x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com/mbox/"},{"id":202036,"url":"https://patchwork.plctlab.org/api/1.2/patches/202036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ea7548-e171-43ba-94c5-ffdb75be04cc@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-16T09:57:46","name":"[1/4] x86: rename vec_encoding and vex_encoding_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ea7548-e171-43ba-94c5-ffdb75be04cc@suse.com/mbox/"},{"id":202038,"url":"https://patchwork.plctlab.org/api/1.2/patches/202038/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com/","msgid":"<8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com>","list_archive_url":null,"date":"2024-02-16T09:58:14","name":"[2/4] x86/APX: respect {vex}/{vex3}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com/mbox/"},{"id":202041,"url":"https://patchwork.plctlab.org/api/1.2/patches/202041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com/","msgid":"<74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com>","list_archive_url":null,"date":"2024-02-16T09:58:55","name":"[3/4] x86/APX: correct .insn opcode space determination when REX2 is needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com/mbox/"},{"id":202043,"url":"https://patchwork.plctlab.org/api/1.2/patches/202043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com/","msgid":"<263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com>","list_archive_url":null,"date":"2024-02-16T09:59:25","name":"[4/4] x86/APX: optimize certain XOR and SUB forms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com/mbox/"},{"id":202106,"url":"https://patchwork.plctlab.org/api/1.2/patches/202106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc9Ux4E8KTGWpvTr@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-16T12:27:51","name":"PR27597, nios: assertion fail in nios2_elf32_install_imm16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc9Ux4E8KTGWpvTr@squeak.grove.modra.org/mbox/"},{"id":202129,"url":"https://patchwork.plctlab.org/api/1.2/patches/202129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216140501.1039645-1-hawkinsw@obs.cr/","msgid":"<20240216140501.1039645-1-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-16T14:04:58","name":"as: fix bpf expression parsing regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216140501.1039645-1-hawkinsw@obs.cr/mbox/"},{"id":202238,"url":"https://patchwork.plctlab.org/api/1.2/patches/202238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-2-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:15","name":"[1/7] kvx: gas: fix the detection of negative powers of 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-2-piannetta@kalrayinc.com/mbox/"},{"id":202239,"url":"https://patchwork.plctlab.org/api/1.2/patches/202239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-3-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:16","name":"[2/7] kvx: Improve lexing & parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-3-piannetta@kalrayinc.com/mbox/"},{"id":202241,"url":"https://patchwork.plctlab.org/api/1.2/patches/202241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-4-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:17","name":"[3/7] kvx: gas: fix leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-4-piannetta@kalrayinc.com/mbox/"},{"id":202431,"url":"https://patchwork.plctlab.org/api/1.2/patches/202431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-7-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-7-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:20","name":"[6/7] kvx: enable magic immediates for integer multiply-accumulate and CMOVE*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-7-piannetta@kalrayinc.com/mbox/"},{"id":202430,"url":"https://patchwork.plctlab.org/api/1.2/patches/202430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-8-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:21","name":"[7/7] kvx: gas: missing aliases for $r14r15 in assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-8-piannetta@kalrayinc.com/mbox/"},{"id":202913,"url":"https://patchwork.plctlab.org/api/1.2/patches/202913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219070941.2254076-1-maskray@google.com/","msgid":"<20240219070941.2254076-1-maskray@google.com>","list_archive_url":null,"date":"2024-02-19T07:09:40","name":"sh: Make protected symbols local for FDPIC -shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219070941.2254076-1-maskray@google.com/mbox/"},{"id":203251,"url":"https://patchwork.plctlab.org/api/1.2/patches/203251/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219195159.21385-1-jose.marchesi@oracle.com/","msgid":"<20240219195159.21385-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2024-02-19T19:51:59","name":"[COMMITTED] bpf: gas: avoid UB in pointer subtraction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219195159.21385-1-jose.marchesi@oracle.com/mbox/"},{"id":203371,"url":"https://patchwork.plctlab.org/api/1.2/patches/203371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220021106.3345192-1-fanpeng@loongson.cn/","msgid":"<20240220021106.3345192-1-fanpeng@loongson.cn>","list_archive_url":null,"date":"2024-02-20T02:11:06","name":"LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220021106.3345192-1-fanpeng@loongson.cn/mbox/"},{"id":203441,"url":"https://patchwork.plctlab.org/api/1.2/patches/203441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220061459.3353898-1-fanpeng@loongson.cn/","msgid":"<20240220061459.3353898-1-fanpeng@loongson.cn>","list_archive_url":null,"date":"2024-02-20T06:14:59","name":"LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220061459.3353898-1-fanpeng@loongson.cn/mbox/"},{"id":203727,"url":"https://patchwork.plctlab.org/api/1.2/patches/203727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-2-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:48","name":"[v4,1/9] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-2-ishitatsuyuki@gmail.com/mbox/"},{"id":203723,"url":"https://patchwork.plctlab.org/api/1.2/patches/203723/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-3-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:49","name":"[v4,2/9] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-3-ishitatsuyuki@gmail.com/mbox/"},{"id":203734,"url":"https://patchwork.plctlab.org/api/1.2/patches/203734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-4-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:50","name":"[v4,3/9] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-4-ishitatsuyuki@gmail.com/mbox/"},{"id":203721,"url":"https://patchwork.plctlab.org/api/1.2/patches/203721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-5-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:51","name":"[v4,4/9] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-5-ishitatsuyuki@gmail.com/mbox/"},{"id":203724,"url":"https://patchwork.plctlab.org/api/1.2/patches/203724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-6-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:52","name":"[v4,5/9] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-6-ishitatsuyuki@gmail.com/mbox/"},{"id":203729,"url":"https://patchwork.plctlab.org/api/1.2/patches/203729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-7-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-7-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:53","name":"[v4,6/9] RISC-V: Move STATIC_TLS handling into record_tls_type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-7-ishitatsuyuki@gmail.com/mbox/"},{"id":203722,"url":"https://patchwork.plctlab.org/api/1.2/patches/203722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-8-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-8-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:54","name":"[v4,7/9] RISC-V: Unify TLS handling in check_relocs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-8-ishitatsuyuki@gmail.com/mbox/"},{"id":203728,"url":"https://patchwork.plctlab.org/api/1.2/patches/203728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-9-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-9-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:55","name":"[v4,8/9] RISC-V: Add elf_link_hash_entry to relax_func args.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-9-ishitatsuyuki@gmail.com/mbox/"},{"id":203725,"url":"https://patchwork.plctlab.org/api/1.2/patches/203725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-10-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-10-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:56","name":"[v4,9/9] RISC-V: Introduce TLSDESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-10-ishitatsuyuki@gmail.com/mbox/"},{"id":203884,"url":"https://patchwork.plctlab.org/api/1.2/patches/203884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221033710.3611098-2-hau.hsu@sifive.com/","msgid":"<20240221033710.3611098-2-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-02-21T03:37:10","name":"[1/1] RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221033710.3611098-2-hau.hsu@sifive.com/mbox/"},{"id":203941,"url":"https://patchwork.plctlab.org/api/1.2/patches/203941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdWS8M0xdmj1TNFJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T06:06:40","name":"Remove is_relocatable_executable from backend code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdWS8M0xdmj1TNFJ@squeak.grove.modra.org/mbox/"},{"id":204011,"url":"https://patchwork.plctlab.org/api/1.2/patches/204011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdW3p+kiCZ/AZhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T08:43:19","name":"Make is_relocatable_executable only affect dynamic section syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdW3p+kiCZ/AZhVz@squeak.grove.modra.org/mbox/"},{"id":204248,"url":"https://patchwork.plctlab.org/api/1.2/patches/204248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221145256.3118097-1-syq@gcc.gnu.org/","msgid":"<20240221145256.3118097-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-21T14:52:56","name":"[v6] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221145256.3118097-1-syq@gcc.gnu.org/mbox/"},{"id":204459,"url":"https://patchwork.plctlab.org/api/1.2/patches/204459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdZuDfDPOToYAuRk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T21:41:33","name":"Leak in i386_elf_section_change_hook","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdZuDfDPOToYAuRk@squeak.grove.modra.org/mbox/"},{"id":204577,"url":"https://patchwork.plctlab.org/api/1.2/patches/204577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222065128.3693606-1-syq@gcc.gnu.org/","msgid":"<20240222065128.3693606-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-22T06:51:28","name":"[v7] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222065128.3693606-1-syq@gcc.gnu.org/mbox/"},{"id":204632,"url":"https://patchwork.plctlab.org/api/1.2/patches/204632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222091923.129502-1-xry111@xry111.site/","msgid":"<20240222091923.129502-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-02-22T09:17:20","name":"LoongArch: Don'\''t falsely claim gold supported in toplevel configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222091923.129502-1-xry111@xry111.site/mbox/"},{"id":204743,"url":"https://patchwork.plctlab.org/api/1.2/patches/204743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222124232.2925221-1-mengqinggang@loongson.cn/","msgid":"<20240222124232.2925221-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-22T12:42:32","name":"[v2] LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222124232.2925221-1-mengqinggang@loongson.cn/mbox/"},{"id":204844,"url":"https://patchwork.plctlab.org/api/1.2/patches/204844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-2-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:15","name":"[1/9] x86: Remove unused SFrame CFI RA register variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-2-jremus@linux.ibm.com/mbox/"},{"id":204840,"url":"https://patchwork.plctlab.org/api/1.2/patches/204840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-3-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:16","name":"[2/9] aarch64: Align SFrame terminology in comments to specs and x86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-3-jremus@linux.ibm.com/mbox/"},{"id":204843,"url":"https://patchwork.plctlab.org/api/1.2/patches/204843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-4-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:17","name":"[3/9] sframe: Enhance comments for SFRAME_CFA_*_REG macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-4-jremus@linux.ibm.com/mbox/"},{"id":204839,"url":"https://patchwork.plctlab.org/api/1.2/patches/204839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-5-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:18","name":"[4/9] readelf/objdump: Dump SFrame CFA fixed FP and RA offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-5-jremus@linux.ibm.com/mbox/"},{"id":204842,"url":"https://patchwork.plctlab.org/api/1.2/patches/204842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-6-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:19","name":"[5/9] gas: Print DWARF call frame insn name in SFrame warning message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-6-jremus@linux.ibm.com/mbox/"},{"id":204841,"url":"https://patchwork.plctlab.org/api/1.2/patches/204841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-7-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:20","name":"[6/9] gas: Skip SFrame FDE if CFI specifies non-FP/SP base register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-7-jremus@linux.ibm.com/mbox/"},{"id":204847,"url":"https://patchwork.plctlab.org/api/1.2/patches/204847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-8-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:21","name":"[7/9] gas: Warn if SFrame FDE is skipped due to non-default return column","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-8-jremus@linux.ibm.com/mbox/"},{"id":204845,"url":"https://patchwork.plctlab.org/api/1.2/patches/204845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-9-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-9-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:22","name":"[8/9] gas: User readable warnings if SFrame FDE is not generated","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-9-jremus@linux.ibm.com/mbox/"},{"id":204846,"url":"https://patchwork.plctlab.org/api/1.2/patches/204846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-10-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-10-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:23","name":"[RFC,9/9] s390: Initial support to generate .sframe from CFI directives in assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-10-jremus@linux.ibm.com/mbox/"},{"id":205192,"url":"https://patchwork.plctlab.org/api/1.2/patches/205192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223044954.544990-1-vladimir.mezentsev@oracle.com/","msgid":"<20240223044954.544990-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-02-23T04:49:54","name":"gprofng: Add hardware counter profiling for the Ampere system","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223044954.544990-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":205202,"url":"https://patchwork.plctlab.org/api/1.2/patches/205202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223061728.1422484-1-hau.hsu@sifive.com/","msgid":"<20240223061728.1422484-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-02-23T06:17:28","name":"[v4] RISC-V: Add -march=help for gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223061728.1422484-1-hau.hsu@sifive.com/mbox/"},{"id":205314,"url":"https://patchwork.plctlab.org/api/1.2/patches/205314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d4f1b127-587d-486b-8f41-717dc8be9509@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:07:05","name":"[v3] x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d4f1b127-587d-486b-8f41-717dc8be9509@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-02/mbox/"}]' + bundle_name_list='binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11 binutils-gdb_2022-12 binutils-gdb_2023-01 binutils-gdb_2023-02 binutils-gdb_2023-03 binutils-gdb_2023-04 binutils-gdb_2023-05 binutils-gdb_2023-06 binutils-gdb_2023-07 binutils-gdb_2023-08 binutils-gdb_2023-09 binutils-gdb_2023-10 binutils-gdb_2023-11 binutils-gdb_2023-12 binutils-gdb_2024-01 binutils-gdb_2024-02' + [[ binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11 binutils-gdb_2022-12 binutils-gdb_2023-01 binutils-gdb_2023-02 binutils-gdb_2023-03 binutils-gdb_2023-04 binutils-gdb_2023-05 binutils-gdb_2023-06 binutils-gdb_2023-07 binutils-gdb_2023-08 binutils-gdb_2023-09 binutils-gdb_2023-10 binutils-gdb_2023-11 binutils-gdb_2023-12 binutils-gdb_2024-01 binutils-gdb_2024-02 =~ 2024-02 ]] ++ jq -rc --arg bundle_name binutils-gdb_2024-02 '.[] | select(.name==$bundle_name) | (.id|tostring)' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"},{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"},{"id":55502,"url":"https://patchwork.plctlab.org/api/1.2/patches/55502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/","msgid":"<20230210174404.3763-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:01","name":"[1/4] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/mbox/"},{"id":55503,"url":"https://patchwork.plctlab.org/api/1.2/patches/55503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/","msgid":"<20230210174404.3763-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:02","name":"[2/4] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/mbox/"},{"id":55504,"url":"https://patchwork.plctlab.org/api/1.2/patches/55504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/","msgid":"<20230210174404.3763-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:03","name":"[3/4] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/mbox/"},{"id":55505,"url":"https://patchwork.plctlab.org/api/1.2/patches/55505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/","msgid":"<20230210174404.3763-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:04","name":"[4/4] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/mbox/"},{"id":55698,"url":"https://patchwork.plctlab.org/api/1.2/patches/55698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:12:05","name":".debug sections without contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/mbox/"},{"id":55699,"url":"https://patchwork.plctlab.org/api/1.2/patches/55699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:13:29","name":"objdump -D of bss sections and -s with -j","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/mbox/"},{"id":55977,"url":"https://patchwork.plctlab.org/api/1.2/patches/55977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-12T22:23:22","name":"objcopy memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/mbox/"},{"id":56071,"url":"https://patchwork.plctlab.org/api/1.2/patches/56071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/","msgid":"<5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:36","name":"[1/2] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/mbox/"},{"id":56072,"url":"https://patchwork.plctlab.org/api/1.2/patches/56072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/","msgid":"<3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:58","name":"[2/2] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/mbox/"},{"id":56078,"url":"https://patchwork.plctlab.org/api/1.2/patches/56078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/","msgid":"<09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com>","list_archive_url":null,"date":"2023-02-13T08:12:12","name":"[1/2] Arm64/gas: add missing prereq features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/mbox/"},{"id":56080,"url":"https://patchwork.plctlab.org/api/1.2/patches/56080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-13T08:12:45","name":"[2/2] Arm64/gas: drop redundant feature prereqs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/mbox/"},{"id":56081,"url":"https://patchwork.plctlab.org/api/1.2/patches/56081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/","msgid":"<08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com>","list_archive_url":null,"date":"2023-02-13T08:15:36","name":"gas: improve interaction between read_a_source_file() and s_linefile()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/mbox/"},{"id":56098,"url":"https://patchwork.plctlab.org/api/1.2/patches/56098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/","msgid":"<8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com>","list_archive_url":null,"date":"2023-02-13T08:42:20","name":"x86: {LD,ST}TILECFG use an extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/mbox/"},{"id":56162,"url":"https://patchwork.plctlab.org/api/1.2/patches/56162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:35:22","name":"Split off gas init to functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/mbox/"},{"id":56164,"url":"https://patchwork.plctlab.org/api/1.2/patches/56164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:36:02","name":"stabs.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/mbox/"},{"id":56261,"url":"https://patchwork.plctlab.org/api/1.2/patches/56261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/","msgid":"<20230213122241.6144-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:37","name":"[v2,1/5] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/mbox/"},{"id":56262,"url":"https://patchwork.plctlab.org/api/1.2/patches/56262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/","msgid":"<20230213122241.6144-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:38","name":"[v2,2/5] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/mbox/"},{"id":56263,"url":"https://patchwork.plctlab.org/api/1.2/patches/56263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/","msgid":"<20230213122241.6144-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:39","name":"[v2,3/5] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/mbox/"},{"id":56264,"url":"https://patchwork.plctlab.org/api/1.2/patches/56264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/","msgid":"<20230213122241.6144-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:40","name":"[v2,4/5] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/mbox/"},{"id":56265,"url":"https://patchwork.plctlab.org/api/1.2/patches/56265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/","msgid":"<20230213122241.6144-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:41","name":"[v2,5/5] Use lang_add_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/mbox/"},{"id":56267,"url":"https://patchwork.plctlab.org/api/1.2/patches/56267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T12:38:30","name":"_bfd_ecoff_slurp_symbol_table buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/mbox/"},{"id":56279,"url":"https://patchwork.plctlab.org/api/1.2/patches/56279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T13:04:14","name":"[obvious] Fix PR30079: abort on mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/mbox/"},{"id":56293,"url":"https://patchwork.plctlab.org/api/1.2/patches/56293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:42","name":"[RFC,v3,1/8] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/mbox/"},{"id":56296,"url":"https://patchwork.plctlab.org/api/1.2/patches/56296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:43","name":"[RFC,v3,2/8] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/mbox/"},{"id":56297,"url":"https://patchwork.plctlab.org/api/1.2/patches/56297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:44","name":"[RFC,v3,3/8] RISC-V: Add Zvkned ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/mbox/"},{"id":56294,"url":"https://patchwork.plctlab.org/api/1.2/patches/56294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:45","name":"[RFC,v3,4/8] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/mbox/"},{"id":56298,"url":"https://patchwork.plctlab.org/api/1.2/patches/56298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:46","name":"[RFC,v3,5/8] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/mbox/"},{"id":56300,"url":"https://patchwork.plctlab.org/api/1.2/patches/56300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:47","name":"[RFC,v3,6/8] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/mbox/"},{"id":56295,"url":"https://patchwork.plctlab.org/api/1.2/patches/56295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:48","name":"[RFC,v3,7/8] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/mbox/"},{"id":56299,"url":"https://patchwork.plctlab.org/api/1.2/patches/56299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:49","name":"[RFC,v3,8/8] RISC-V: Add Zvks ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/mbox/"},{"id":56326,"url":"https://patchwork.plctlab.org/api/1.2/patches/56326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/","msgid":"<2096ddec-287a-de42-a2f6-58293af2fd48@suse.com>","list_archive_url":null,"date":"2023-02-13T14:54:00","name":"gas: correct symbol name comparison in .startof./.sizeof. handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/mbox/"},{"id":56363,"url":"https://patchwork.plctlab.org/api/1.2/patches/56363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/","msgid":"<20230213161124.15340-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:19","name":"[v3,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/mbox/"},{"id":56366,"url":"https://patchwork.plctlab.org/api/1.2/patches/56366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/","msgid":"<20230213161124.15340-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:20","name":"[v3,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/mbox/"},{"id":56365,"url":"https://patchwork.plctlab.org/api/1.2/patches/56365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/","msgid":"<20230213161124.15340-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:21","name":"[v3,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/mbox/"},{"id":56364,"url":"https://patchwork.plctlab.org/api/1.2/patches/56364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/","msgid":"<20230213161124.15340-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:22","name":"[v3,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/mbox/"},{"id":56367,"url":"https://patchwork.plctlab.org/api/1.2/patches/56367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/","msgid":"<20230213161124.15340-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:23","name":"[v3,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/mbox/"},{"id":56368,"url":"https://patchwork.plctlab.org/api/1.2/patches/56368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/","msgid":"<20230213161124.15340-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:24","name":"[v3,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/mbox/"},{"id":56372,"url":"https://patchwork.plctlab.org/api/1.2/patches/56372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/","msgid":"<20230213162009.15515-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:04","name":"[v4,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/mbox/"},{"id":56369,"url":"https://patchwork.plctlab.org/api/1.2/patches/56369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/","msgid":"<20230213162009.15515-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:05","name":"[v4,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/mbox/"},{"id":56370,"url":"https://patchwork.plctlab.org/api/1.2/patches/56370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/","msgid":"<20230213162009.15515-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:06","name":"[v4,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/mbox/"},{"id":56371,"url":"https://patchwork.plctlab.org/api/1.2/patches/56371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/","msgid":"<20230213162009.15515-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:07","name":"[v4,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/mbox/"},{"id":56373,"url":"https://patchwork.plctlab.org/api/1.2/patches/56373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/","msgid":"<20230213162009.15515-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:08","name":"[v4,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/mbox/"},{"id":56404,"url":"https://patchwork.plctlab.org/api/1.2/patches/56404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T17:42:58","name":"PR30120: fix x87 fucomp misassembled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/mbox/"},{"id":56662,"url":"https://patchwork.plctlab.org/api/1.2/patches/56662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/","msgid":"<20230214050633.28910-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-14T05:06:33","name":"[v4,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/mbox/"},{"id":57082,"url":"https://patchwork.plctlab.org/api/1.2/patches/57082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-14T15:53:10","name":"gas: buffer_and_nest() needs to pass nul-terminated string to temp_ilp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/mbox/"},{"id":57344,"url":"https://patchwork.plctlab.org/api/1.2/patches/57344/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T02:34:56","name":"binutils stabs type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/mbox/"},{"id":57373,"url":"https://patchwork.plctlab.org/api/1.2/patches/57373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T06:06:56","name":"More ecoff sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/mbox/"},{"id":57417,"url":"https://patchwork.plctlab.org/api/1.2/patches/57417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/","msgid":"<56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com>","list_archive_url":null,"date":"2023-02-15T07:44:24","name":"x86/gas: replace inappropriate assertion when parsing registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/mbox/"},{"id":57485,"url":"https://patchwork.plctlab.org/api/1.2/patches/57485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:34:16","name":"objdump -G memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/mbox/"},{"id":57486,"url":"https://patchwork.plctlab.org/api/1.2/patches/57486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:35:06","name":"objdump read_section_stabs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/mbox/"},{"id":57497,"url":"https://patchwork.plctlab.org/api/1.2/patches/57497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/","msgid":"<20230215114052.28292-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:47","name":"[v0,1/6] Add testsuite for ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/mbox/"},{"id":57488,"url":"https://patchwork.plctlab.org/api/1.2/patches/57488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/","msgid":"<20230215114052.28292-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:48","name":"[v0,2/6] Add ASCII command info to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/mbox/"},{"id":57498,"url":"https://patchwork.plctlab.org/api/1.2/patches/57498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/","msgid":"<20230215114052.28292-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:49","name":"[v0,3/6] Add ASCII to info file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/mbox/"},{"id":57499,"url":"https://patchwork.plctlab.org/api/1.2/patches/57499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/","msgid":"<20230215114052.28292-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:50","name":"[v0,4/6] ldlex.l: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/mbox/"},{"id":57490,"url":"https://patchwork.plctlab.org/api/1.2/patches/57490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/","msgid":"<20230215114052.28292-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:51","name":"[v0,5/6] ldgram.y: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/mbox/"},{"id":57491,"url":"https://patchwork.plctlab.org/api/1.2/patches/57491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/","msgid":"<20230215114052.28292-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:52","name":"[v0,6/6] ldlang.*: parse ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/mbox/"},{"id":57650,"url":"https://patchwork.plctlab.org/api/1.2/patches/57650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:58","name":"[v4,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/mbox/"},{"id":57649,"url":"https://patchwork.plctlab.org/api/1.2/patches/57649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:59","name":"[v4,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/mbox/"},{"id":57652,"url":"https://patchwork.plctlab.org/api/1.2/patches/57652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:00","name":"[v4,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/mbox/"},{"id":57651,"url":"https://patchwork.plctlab.org/api/1.2/patches/57651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:01","name":"[v4,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/mbox/"},{"id":57654,"url":"https://patchwork.plctlab.org/api/1.2/patches/57654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:02","name":"[v4,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/mbox/"},{"id":57653,"url":"https://patchwork.plctlab.org/api/1.2/patches/57653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:03","name":"[v4,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/mbox/"},{"id":57811,"url":"https://patchwork.plctlab.org/api/1.2/patches/57811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:03:40","name":"gas_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/mbox/"},{"id":57812,"url":"https://patchwork.plctlab.org/api/1.2/patches/57812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:04:50","name":"Delete PROGRESS macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/mbox/"},{"id":57925,"url":"https://patchwork.plctlab.org/api/1.2/patches/57925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-16T08:56:11","name":"RISC-V: as_warn() already emits a newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/mbox/"},{"id":58064,"url":"https://patchwork.plctlab.org/api/1.2/patches/58064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/","msgid":"<20230216131905.1012-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T13:19:05","name":"[v0,1/1,RFC] Add support for CRC64 generation in linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/mbox/"},{"id":58227,"url":"https://patchwork.plctlab.org/api/1.2/patches/58227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/","msgid":"<20230216204006.1977-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:01","name":"[v0,1/6] CRC64 header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/mbox/"},{"id":58228,"url":"https://patchwork.plctlab.org/api/1.2/patches/58228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/","msgid":"<20230216204006.1977-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:02","name":"[v0,2/6] ldlang.h: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/mbox/"},{"id":58229,"url":"https://patchwork.plctlab.org/api/1.2/patches/58229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/","msgid":"<20230216204006.1977-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:03","name":"[v0,3/6] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/mbox/"},{"id":58230,"url":"https://patchwork.plctlab.org/api/1.2/patches/58230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/","msgid":"<20230216204006.1977-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:04","name":"[v0,4/6] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/mbox/"},{"id":58232,"url":"https://patchwork.plctlab.org/api/1.2/patches/58232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/","msgid":"<20230216204006.1977-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:05","name":"[v0,5/6] ldlang.c: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/mbox/"},{"id":58231,"url":"https://patchwork.plctlab.org/api/1.2/patches/58231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/","msgid":"<20230216204006.1977-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:06","name":"[v0,6/6] ldlang.c: Try to get the .text section for checking CRC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/mbox/"},{"id":58259,"url":"https://patchwork.plctlab.org/api/1.2/patches/58259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T22:00:29","name":"PR30046, power cmpi leads to unknown architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/mbox/"},{"id":58321,"url":"https://patchwork.plctlab.org/api/1.2/patches/58321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T02:38:50","name":"Wild pointer reads in _bfd_ecoff_locate_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/mbox/"},{"id":58346,"url":"https://patchwork.plctlab.org/api/1.2/patches/58346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044033.2131866-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:40:33","name":"[1/2] gprofng: PR30036 Build failure on aarch64 w/ glibc: symbol `pwrite64'\'' is already defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58347,"url":"https://patchwork.plctlab.org/api/1.2/patches/58347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044105.2133872-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:41:05","name":"[2/2] gprofng: fix Dwarf reader for DW_TAG_subprogram","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58348,"url":"https://patchwork.plctlab.org/api/1.2/patches/58348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T04:49:29","name":"ld test asciz and ascii fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/mbox/"},{"id":58514,"url":"https://patchwork.plctlab.org/api/1.2/patches/58514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/","msgid":"<20230217112016.19718-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:12","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/mbox/"},{"id":58513,"url":"https://patchwork.plctlab.org/api/1.2/patches/58513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/","msgid":"<20230217112016.19718-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:13","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/mbox/"},{"id":58591,"url":"https://patchwork.plctlab.org/api/1.2/patches/58591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/","msgid":"<20230217135446.26053-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:42","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/mbox/"},{"id":58593,"url":"https://patchwork.plctlab.org/api/1.2/patches/58593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/","msgid":"<20230217135446.26053-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:43","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/mbox/"},{"id":58589,"url":"https://patchwork.plctlab.org/api/1.2/patches/58589/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/","msgid":"<20230217135446.26053-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:44","name":"[v1,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/mbox/"},{"id":58590,"url":"https://patchwork.plctlab.org/api/1.2/patches/58590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/","msgid":"<20230217135446.26053-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:45","name":"[v1,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/mbox/"},{"id":58592,"url":"https://patchwork.plctlab.org/api/1.2/patches/58592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/","msgid":"<20230217135446.26053-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:46","name":"[v1,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/mbox/"},{"id":58650,"url":"https://patchwork.plctlab.org/api/1.2/patches/58650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-17T15:03:57","name":"[RFC] Move static archive dependencies into ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/mbox/"},{"id":58738,"url":"https://patchwork.plctlab.org/api/1.2/patches/58738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/","msgid":"<20230217174037.11911-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:33","name":"[v2,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/mbox/"},{"id":58735,"url":"https://patchwork.plctlab.org/api/1.2/patches/58735/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/","msgid":"<20230217174037.11911-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:34","name":"[v2,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/mbox/"},{"id":58736,"url":"https://patchwork.plctlab.org/api/1.2/patches/58736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/","msgid":"<20230217174037.11911-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:35","name":"[v2,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/mbox/"},{"id":58734,"url":"https://patchwork.plctlab.org/api/1.2/patches/58734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/","msgid":"<20230217174037.11911-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:36","name":"[v2,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/mbox/"},{"id":58737,"url":"https://patchwork.plctlab.org/api/1.2/patches/58737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/","msgid":"<20230217174037.11911-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:37","name":"[v2,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/mbox/"},{"id":58757,"url":"https://patchwork.plctlab.org/api/1.2/patches/58757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/","msgid":"<20230217192905.3160819-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:02","name":"[1/4] Fix formatting of long function description in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/mbox/"},{"id":58758,"url":"https://patchwork.plctlab.org/api/1.2/patches/58758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/","msgid":"<20230217192905.3160819-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:03","name":"[2/4] Don'\''t use chew comments for static functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/mbox/"},{"id":58756,"url":"https://patchwork.plctlab.org/api/1.2/patches/58756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/","msgid":"<20230217192905.3160819-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:04","name":"[3/4] Hoist the SECTION comment in opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/mbox/"},{"id":58755,"url":"https://patchwork.plctlab.org/api/1.2/patches/58755/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/","msgid":"<20230217192905.3160819-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:05","name":"[4/4] Redefine FUNCTION in doc.str","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/mbox/"},{"id":58951,"url":"https://patchwork.plctlab.org/api/1.2/patches/58951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/","msgid":"<877cwere3q.fsf@igel.home>","list_archive_url":null,"date":"2023-02-18T19:02:49","name":"opcodes: style m68k disassembler output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/mbox/"},{"id":59075,"url":"https://patchwork.plctlab.org/api/1.2/patches/59075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-19T03:47:16","name":"Buffer overflow in evax_bfd_print_eobj","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/mbox/"},{"id":59334,"url":"https://patchwork.plctlab.org/api/1.2/patches/59334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/","msgid":"<20230219173450.25555-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:46","name":"[v3,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/mbox/"},{"id":59332,"url":"https://patchwork.plctlab.org/api/1.2/patches/59332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/","msgid":"<20230219173450.25555-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:47","name":"[v3,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/mbox/"},{"id":59333,"url":"https://patchwork.plctlab.org/api/1.2/patches/59333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/","msgid":"<20230219173450.25555-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:48","name":"[v3,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/mbox/"},{"id":59331,"url":"https://patchwork.plctlab.org/api/1.2/patches/59331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/","msgid":"<20230219173450.25555-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:49","name":"[v3,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/mbox/"},{"id":59340,"url":"https://patchwork.plctlab.org/api/1.2/patches/59340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/","msgid":"<20230219173450.25555-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:50","name":"[v3,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/mbox/"},{"id":59338,"url":"https://patchwork.plctlab.org/api/1.2/patches/59338/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/","msgid":"<20230219194549.22554-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:45","name":"[v4,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/mbox/"},{"id":59361,"url":"https://patchwork.plctlab.org/api/1.2/patches/59361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/","msgid":"<20230219194549.22554-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:46","name":"[v4,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/mbox/"},{"id":59324,"url":"https://patchwork.plctlab.org/api/1.2/patches/59324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/","msgid":"<20230219194549.22554-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:47","name":"[v4,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/mbox/"},{"id":59325,"url":"https://patchwork.plctlab.org/api/1.2/patches/59325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/","msgid":"<20230219194549.22554-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:48","name":"[v4,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/mbox/"},{"id":59360,"url":"https://patchwork.plctlab.org/api/1.2/patches/59360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/","msgid":"<20230219194549.22554-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:49","name":"[v4,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/mbox/"},{"id":59371,"url":"https://patchwork.plctlab.org/api/1.2/patches/59371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-20T01:56:51","name":"In-memory nested archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/mbox/"},{"id":59328,"url":"https://patchwork.plctlab.org/api/1.2/patches/59328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/","msgid":"<20230220082224.415968-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:21","name":"[1/4] gas/testsuite: adjust a test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/mbox/"},{"id":59350,"url":"https://patchwork.plctlab.org/api/1.2/patches/59350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/","msgid":"<20230220082224.415968-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:22","name":"[2/4] ld/testsuite: don'\''t output to /dev/null on mingw hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/mbox/"},{"id":59358,"url":"https://patchwork.plctlab.org/api/1.2/patches/59358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/","msgid":"<20230220082224.415968-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:23","name":"[3/4] ld/testsuite: adjust to Windows path separator.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/mbox/"},{"id":59335,"url":"https://patchwork.plctlab.org/api/1.2/patches/59335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/","msgid":"<20230220082224.415968-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:24","name":"[4/4] ld/testsuite: handle Windows drive letter in a noinit test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/mbox/"},{"id":59456,"url":"https://patchwork.plctlab.org/api/1.2/patches/59456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/","msgid":"<20230220141328.20441-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-20T14:13:28","name":"ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/mbox/"},{"id":59466,"url":"https://patchwork.plctlab.org/api/1.2/patches/59466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/","msgid":"<20230220144302.1234792-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T14:43:02","name":"[v2] ld/testsuite: don'\''t output to /dev/null","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/mbox/"},{"id":59759,"url":"https://patchwork.plctlab.org/api/1.2/patches/59759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/","msgid":"<20230221040650.2337395-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-21T04:06:50","name":"MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/mbox/"},{"id":59767,"url":"https://patchwork.plctlab.org/api/1.2/patches/59767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:03","name":"alpha-*-vms missing libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/mbox/"},{"id":59769,"url":"https://patchwork.plctlab.org/api/1.2/patches/59769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:27","name":"ld-libs test on alpha-vms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/mbox/"},{"id":59768,"url":"https://patchwork.plctlab.org/api/1.2/patches/59768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:58","name":"Both FAIL and PASS \"check sections 2\"?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/mbox/"},{"id":59807,"url":"https://patchwork.plctlab.org/api/1.2/patches/59807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/","msgid":"<20230221090331.559683-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T09:03:31","name":"ld/testsuite: handle Windows drive letter in persistent section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/mbox/"},{"id":59864,"url":"https://patchwork.plctlab.org/api/1.2/patches/59864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/","msgid":"<87v8jv9snh.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-21T11:14:58","name":"Commit: Update description of bfd_fill_in_gnu_debuglink_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/mbox/"},{"id":60156,"url":"https://patchwork.plctlab.org/api/1.2/patches/60156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/","msgid":"<20230221161442.1554824-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T16:14:42","name":"testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/mbox/"},{"id":60284,"url":"https://patchwork.plctlab.org/api/1.2/patches/60284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T22:59:15","name":"debug_link duplicate file size checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/mbox/"},{"id":60522,"url":"https://patchwork.plctlab.org/api/1.2/patches/60522/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/","msgid":"<2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com>","list_archive_url":null,"date":"2023-02-22T13:14:48","name":"x86: avoid .byte in testcases where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/mbox/"},{"id":60572,"url":"https://patchwork.plctlab.org/api/1.2/patches/60572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/","msgid":"<20230222151639.588269-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-22T15:16:39","name":"[v2] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/mbox/"},{"id":60602,"url":"https://patchwork.plctlab.org/api/1.2/patches/60602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/","msgid":"<20230222161609.239928-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:00","name":"[v5,01/10] TIMESTAMP: ldlang: process","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/mbox/"},{"id":60606,"url":"https://patchwork.plctlab.org/api/1.2/patches/60606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/","msgid":"<20230222161609.239928-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:01","name":"[v5,02/10] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/mbox/"},{"id":60597,"url":"https://patchwork.plctlab.org/api/1.2/patches/60597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/","msgid":"<20230222161609.239928-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:02","name":"[v5,03/10] DIGEST: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/mbox/"},{"id":60599,"url":"https://patchwork.plctlab.org/api/1.2/patches/60599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/","msgid":"<20230222161609.239928-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:03","name":"[v5,04/10] LIBCRC: license","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/mbox/"},{"id":60604,"url":"https://patchwork.plctlab.org/api/1.2/patches/60604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/","msgid":"<20230222161609.239928-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:04","name":"[v5,05/10] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/mbox/"},{"id":60608,"url":"https://patchwork.plctlab.org/api/1.2/patches/60608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/","msgid":"<20230222161609.239928-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:05","name":"[v5,06/10] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/mbox/"},{"id":60609,"url":"https://patchwork.plctlab.org/api/1.2/patches/60609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/","msgid":"<20230222161609.239928-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:06","name":"[v5,07/10] DIGEST: Makefile.am: add new files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/mbox/"},{"id":60603,"url":"https://patchwork.plctlab.org/api/1.2/patches/60603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/","msgid":"<20230222161609.239928-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:07","name":"[v5,08/10] DIGEST: CRC-32/64 algorithms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/mbox/"},{"id":60605,"url":"https://patchwork.plctlab.org/api/1.2/patches/60605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/","msgid":"<20230222161609.239928-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:08","name":"[v5,09/10] DIGEST: ldmain.c: add CRC calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/mbox/"},{"id":60607,"url":"https://patchwork.plctlab.org/api/1.2/patches/60607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/","msgid":"<20230222161609.239928-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:09","name":"[v5,10/10] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/mbox/"},{"id":60774,"url":"https://patchwork.plctlab.org/api/1.2/patches/60774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:48:58","name":"Test SEC_HAS_CONTENTS before reading section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/mbox/"},{"id":60775,"url":"https://patchwork.plctlab.org/api/1.2/patches/60775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:28","name":"Test SEC_HAS_CONTENTS in relax routines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/mbox/"},{"id":60776,"url":"https://patchwork.plctlab.org/api/1.2/patches/60776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:58","name":"ip2k: don'\''t look at stab sections without relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/mbox/"},{"id":60777,"url":"https://patchwork.plctlab.org/api/1.2/patches/60777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:50:35","name":"dwarf1 .line SEC_HAS_CONTENTS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/mbox/"},{"id":60907,"url":"https://patchwork.plctlab.org/api/1.2/patches/60907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/","msgid":"<20230223110417.63915-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-23T11:04:17","name":"[v3] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/mbox/"},{"id":60908,"url":"https://patchwork.plctlab.org/api/1.2/patches/60908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/","msgid":"<20230223111115.3752443-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-23T11:11:15","name":"MIPS: support specify isa level when configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/mbox/"},{"id":60954,"url":"https://patchwork.plctlab.org/api/1.2/patches/60954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/","msgid":"<20230223124519.4228-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-23T12:45:19","name":"gas: Add --force-compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/mbox/"},{"id":61014,"url":"https://patchwork.plctlab.org/api/1.2/patches/61014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/","msgid":"<877651c1-3d70-6985-54b3-e4416bed3048@arm.com>","list_archive_url":null,"date":"2023-02-23T15:18:03","name":"[GAS,Aarch64] Add Binutils support for MEC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/mbox/"},{"id":61037,"url":"https://patchwork.plctlab.org/api/1.2/patches/61037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/","msgid":"<87bklkths4.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-23T17:26:19","name":"Commit: Better caching in elf_find_function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/mbox/"},{"id":61175,"url":"https://patchwork.plctlab.org/api/1.2/patches/61175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-24T07:53:39","name":"PR30155, ld segfault in _bfd_nearby_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/mbox/"},{"id":61302,"url":"https://patchwork.plctlab.org/api/1.2/patches/61302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:02:22","name":"gas: default .debug section compression method adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/mbox/"},{"id":61306,"url":"https://patchwork.plctlab.org/api/1.2/patches/61306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/","msgid":"<3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com>","list_archive_url":null,"date":"2023-02-24T13:08:25","name":"[1/2] x86: drop redundant calculation of EVEX broadcast size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/mbox/"},{"id":61307,"url":"https://patchwork.plctlab.org/api/1.2/patches/61307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:09:14","name":"[2/2] x86: use swap_2_operands() in build_vex_prefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/mbox/"},{"id":61506,"url":"https://patchwork.plctlab.org/api/1.2/patches/61506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/","msgid":"<87ilfqjb5y.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-25T10:23:53","name":"[PUSHED] Enable styling for GDB (Was: [PATCH] opcodes: style m68k disassembler output)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/mbox/"},{"id":61690,"url":"https://patchwork.plctlab.org/api/1.2/patches/61690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/","msgid":"<20230227005935.12270-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-27T00:59:35","name":"[v2] ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/mbox/"},{"id":61924,"url":"https://patchwork.plctlab.org/api/1.2/patches/61924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/","msgid":"<9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de>","list_archive_url":null,"date":"2023-02-27T11:43:09","name":"gas: Add --compress-debug-sections=force","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/mbox/"},{"id":61954,"url":"https://patchwork.plctlab.org/api/1.2/patches/61954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/","msgid":"<20230227134135.462271-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-27T13:41:35","name":"gas/testsuite: adjust another test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/mbox/"},{"id":62196,"url":"https://patchwork.plctlab.org/api/1.2/patches/62196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:04:56","name":"Another PE SEC_HAS_CONTENTS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/mbox/"},{"id":62197,"url":"https://patchwork.plctlab.org/api/1.2/patches/62197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:05:45","name":"Add some sanity checking in ECOFF lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/mbox/"},{"id":62198,"url":"https://patchwork.plctlab.org/api/1.2/patches/62198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:06:36","name":"Free ecoff debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/mbox/"},{"id":62205,"url":"https://patchwork.plctlab.org/api/1.2/patches/62205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/","msgid":"<20230228001633.3602-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:31","name":"[v2,1/3] gas: Unify parsing of --compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/mbox/"},{"id":62206,"url":"https://patchwork.plctlab.org/api/1.2/patches/62206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/","msgid":"<20230228001633.3602-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:32","name":"[v2,2/3] gas: Handle --compress-debug-sections=subopt1,subopt2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/mbox/"},{"id":62204,"url":"https://patchwork.plctlab.org/api/1.2/patches/62204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/","msgid":"<20230228001633.3602-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:33","name":"[v2,3/3] gas: Add --compress-debug-sections={heuristic-always, heuristic-sizewin}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/mbox/"},{"id":62220,"url":"https://patchwork.plctlab.org/api/1.2/patches/62220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:37:59","name":"chew.c printf of intptr_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/mbox/"},{"id":62640,"url":"https://patchwork.plctlab.org/api/1.2/patches/62640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/","msgid":"<2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-02-28T21:44:06","name":"opcodes/arm: adjust whitespace in cpsie instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/mbox/"},{"id":62664,"url":"https://patchwork.plctlab.org/api/1.2/patches/62664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/","msgid":"<20230228224937.3832887-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-02-28T22:49:37","name":"[needs,more,eyes] Relink also libopcodes and libgprofng to newly built libiberty.a","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"},{"id":17,"url":"https://patchwork.plctlab.org/api/1.2/bundles/17/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-03","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":62751,"url":"https://patchwork.plctlab.org/api/1.2/patches/62751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T03:59:18","name":"Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/mbox/"},{"id":62752,"url":"https://patchwork.plctlab.org/api/1.2/patches/62752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:03","name":"gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/mbox/"},{"id":62753,"url":"https://patchwork.plctlab.org/api/1.2/patches/62753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:36","name":"Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/mbox/"},{"id":62932,"url":"https://patchwork.plctlab.org/api/1.2/patches/62932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/","msgid":"<20230301144756.1847278-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:46","name":"[v6,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/mbox/"},{"id":62934,"url":"https://patchwork.plctlab.org/api/1.2/patches/62934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/","msgid":"<20230301144756.1847278-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:47","name":"[v6,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/mbox/"},{"id":62935,"url":"https://patchwork.plctlab.org/api/1.2/patches/62935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/","msgid":"<20230301144756.1847278-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:48","name":"[v6,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/mbox/"},{"id":62933,"url":"https://patchwork.plctlab.org/api/1.2/patches/62933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/","msgid":"<20230301144756.1847278-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:49","name":"[v6,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/mbox/"},{"id":62937,"url":"https://patchwork.plctlab.org/api/1.2/patches/62937/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/","msgid":"<20230301144756.1847278-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:50","name":"[v6,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/mbox/"},{"id":62941,"url":"https://patchwork.plctlab.org/api/1.2/patches/62941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/","msgid":"<20230301144756.1847278-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:51","name":"[v6,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/mbox/"},{"id":62939,"url":"https://patchwork.plctlab.org/api/1.2/patches/62939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/","msgid":"<20230301144756.1847278-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:52","name":"[v6,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/mbox/"},{"id":62940,"url":"https://patchwork.plctlab.org/api/1.2/patches/62940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/","msgid":"<20230301144756.1847278-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:53","name":"[v6,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/mbox/"},{"id":62944,"url":"https://patchwork.plctlab.org/api/1.2/patches/62944/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/","msgid":"<20230301144756.1847278-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:54","name":"[v6,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/mbox/"},{"id":62936,"url":"https://patchwork.plctlab.org/api/1.2/patches/62936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/","msgid":"<20230301144756.1847278-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:55","name":"[v6,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/mbox/"},{"id":62947,"url":"https://patchwork.plctlab.org/api/1.2/patches/62947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/","msgid":"<20230301144756.1847278-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:56","name":"[v6,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/mbox/"},{"id":62967,"url":"https://patchwork.plctlab.org/api/1.2/patches/62967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/","msgid":"<20230301154513.1850449-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:03","name":"[v7,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/mbox/"},{"id":62966,"url":"https://patchwork.plctlab.org/api/1.2/patches/62966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/","msgid":"<20230301154513.1850449-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:04","name":"[v7,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/mbox/"},{"id":62971,"url":"https://patchwork.plctlab.org/api/1.2/patches/62971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/","msgid":"<20230301154513.1850449-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:05","name":"[v7,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/mbox/"},{"id":62973,"url":"https://patchwork.plctlab.org/api/1.2/patches/62973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/","msgid":"<20230301154513.1850449-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:06","name":"[v7,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/mbox/"},{"id":62972,"url":"https://patchwork.plctlab.org/api/1.2/patches/62972/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/","msgid":"<20230301154513.1850449-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:07","name":"[v7,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/mbox/"},{"id":62974,"url":"https://patchwork.plctlab.org/api/1.2/patches/62974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/","msgid":"<20230301154513.1850449-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:08","name":"[v7,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/mbox/"},{"id":62968,"url":"https://patchwork.plctlab.org/api/1.2/patches/62968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/","msgid":"<20230301154513.1850449-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:09","name":"[v7,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/mbox/"},{"id":62994,"url":"https://patchwork.plctlab.org/api/1.2/patches/62994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/","msgid":"<20230301173022.1851188-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:19","name":"[v7,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/mbox/"},{"id":62997,"url":"https://patchwork.plctlab.org/api/1.2/patches/62997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/","msgid":"<20230301173022.1851188-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:20","name":"[v7,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/mbox/"},{"id":62995,"url":"https://patchwork.plctlab.org/api/1.2/patches/62995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/","msgid":"<20230301173022.1851188-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:21","name":"[v7,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/mbox/"},{"id":62996,"url":"https://patchwork.plctlab.org/api/1.2/patches/62996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/","msgid":"<20230301173022.1851188-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:22","name":"[v7,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/mbox/"},{"id":62999,"url":"https://patchwork.plctlab.org/api/1.2/patches/62999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/","msgid":"<20230301174325.1858522-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:15","name":"[v8,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/mbox/"},{"id":63002,"url":"https://patchwork.plctlab.org/api/1.2/patches/63002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/","msgid":"<20230301174325.1858522-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:16","name":"[v8,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/mbox/"},{"id":63000,"url":"https://patchwork.plctlab.org/api/1.2/patches/63000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/","msgid":"<20230301174325.1858522-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:17","name":"[v8,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/mbox/"},{"id":63001,"url":"https://patchwork.plctlab.org/api/1.2/patches/63001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/","msgid":"<20230301174325.1858522-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:18","name":"[v8,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/mbox/"},{"id":63005,"url":"https://patchwork.plctlab.org/api/1.2/patches/63005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/","msgid":"<20230301174325.1858522-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:19","name":"[v8,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/mbox/"},{"id":63006,"url":"https://patchwork.plctlab.org/api/1.2/patches/63006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/","msgid":"<20230301174325.1858522-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:20","name":"[v8,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/mbox/"},{"id":63007,"url":"https://patchwork.plctlab.org/api/1.2/patches/63007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/","msgid":"<20230301174325.1858522-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:21","name":"[v8,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/mbox/"},{"id":63008,"url":"https://patchwork.plctlab.org/api/1.2/patches/63008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/","msgid":"<20230301174325.1858522-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:22","name":"[v8,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/mbox/"},{"id":63010,"url":"https://patchwork.plctlab.org/api/1.2/patches/63010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/","msgid":"<20230301174325.1858522-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:23","name":"[v8,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/mbox/"},{"id":63011,"url":"https://patchwork.plctlab.org/api/1.2/patches/63011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/","msgid":"<20230301174325.1858522-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:24","name":"[v8,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/mbox/"},{"id":63004,"url":"https://patchwork.plctlab.org/api/1.2/patches/63004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/","msgid":"<20230301174325.1858522-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:25","name":"[v8,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/mbox/"},{"id":63103,"url":"https://patchwork.plctlab.org/api/1.2/patches/63103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:29","name":"Using .mri in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/mbox/"},{"id":63104,"url":"https://patchwork.plctlab.org/api/1.2/patches/63104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:58","name":"More bounds checking in macro_expand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/mbox/"},{"id":63167,"url":"https://patchwork.plctlab.org/api/1.2/patches/63167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/","msgid":"<20230302015222.291088-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-02T01:52:22","name":"[v2] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/mbox/"},{"id":63263,"url":"https://patchwork.plctlab.org/api/1.2/patches/63263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/","msgid":"<20230302080137.3346439-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:01:37","name":"elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/mbox/"},{"id":63267,"url":"https://patchwork.plctlab.org/api/1.2/patches/63267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/","msgid":"<20230302081452.3429908-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:14:52","name":"[RESEND] elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/mbox/"},{"id":63360,"url":"https://patchwork.plctlab.org/api/1.2/patches/63360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/","msgid":"<20230302112531.200647-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-02T11:25:31","name":"BPF relocations review / refactoring","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/mbox/"},{"id":63387,"url":"https://patchwork.plctlab.org/api/1.2/patches/63387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-02T12:01:25","name":"Don'\''t write zeros to a gap in the output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/mbox/"},{"id":63554,"url":"https://patchwork.plctlab.org/api/1.2/patches/63554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/","msgid":"<20230302201029.vflqmyjxh7qnyxa3@google.com>","list_archive_url":null,"date":"2023-03-02T20:10:29","name":"[v2] ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/mbox/"},{"id":63555,"url":"https://patchwork.plctlab.org/api/1.2/patches/63555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/","msgid":"<20230302201722.1304941-1-maskray@google.com>","list_archive_url":null,"date":"2023-03-02T20:17:22","name":"[v2] ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/mbox/"},{"id":63603,"url":"https://patchwork.plctlab.org/api/1.2/patches/63603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/","msgid":"<20230302220408.1925678-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:58","name":"[v9,01/11,gdb/testsuite] Fix gdb.rust/watch.exp on ppc64le","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/mbox/"},{"id":63598,"url":"https://patchwork.plctlab.org/api/1.2/patches/63598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/","msgid":"<20230302220408.1925678-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:59","name":"[v9,02/11] Remove value_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/mbox/"},{"id":63607,"url":"https://patchwork.plctlab.org/api/1.2/patches/63607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/","msgid":"<20230302220408.1925678-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:00","name":"[v9,03/11,gdb/testsuite] Fix gdb.python/py-breakpoint.exp timeouts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/mbox/"},{"id":63602,"url":"https://patchwork.plctlab.org/api/1.2/patches/63602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/","msgid":"<20230302220408.1925678-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:01","name":"[v9,04/11] gdb: add HtabPrinter to gdb-gdb.py.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/mbox/"},{"id":63608,"url":"https://patchwork.plctlab.org/api/1.2/patches/63608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/","msgid":"<20230302220408.1925678-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:02","name":"[v9,05/11] Automatic date update in version.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/mbox/"},{"id":63609,"url":"https://patchwork.plctlab.org/api/1.2/patches/63609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/","msgid":"<20230302220408.1925678-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:03","name":"[v9,06/11] Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/mbox/"},{"id":63599,"url":"https://patchwork.plctlab.org/api/1.2/patches/63599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/","msgid":"<20230302220408.1925678-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:04","name":"[v9,07/11] gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/mbox/"},{"id":63610,"url":"https://patchwork.plctlab.org/api/1.2/patches/63610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/","msgid":"<20230302220408.1925678-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:05","name":"[v9,08/11] Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/mbox/"},{"id":63606,"url":"https://patchwork.plctlab.org/api/1.2/patches/63606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/","msgid":"<20230302220408.1925678-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:06","name":"[v9,09/11,gdb/testsuite] Add another xfail case in gdb.python/py-record-btrace.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/mbox/"},{"id":63605,"url":"https://patchwork.plctlab.org/api/1.2/patches/63605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/","msgid":"<20230302220408.1925678-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:07","name":"[v9,10/11] Fix btrace regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/mbox/"},{"id":63601,"url":"https://patchwork.plctlab.org/api/1.2/patches/63601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/","msgid":"<20230302220408.1925678-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:08","name":"[v9,11/11] Fix typo with my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/mbox/"},{"id":63630,"url":"https://patchwork.plctlab.org/api/1.2/patches/63630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/","msgid":"<20230302231051.1928782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:41","name":"[v10,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/mbox/"},{"id":63632,"url":"https://patchwork.plctlab.org/api/1.2/patches/63632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/","msgid":"<20230302231051.1928782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:42","name":"[v10,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/mbox/"},{"id":63635,"url":"https://patchwork.plctlab.org/api/1.2/patches/63635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/","msgid":"<20230302231051.1928782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:43","name":"[v10,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/mbox/"},{"id":63633,"url":"https://patchwork.plctlab.org/api/1.2/patches/63633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/","msgid":"<20230302231051.1928782-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:44","name":"[v10,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/mbox/"},{"id":63631,"url":"https://patchwork.plctlab.org/api/1.2/patches/63631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/","msgid":"<20230302231051.1928782-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:45","name":"[v10,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/mbox/"},{"id":63636,"url":"https://patchwork.plctlab.org/api/1.2/patches/63636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/","msgid":"<20230302231051.1928782-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:46","name":"[v10,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/mbox/"},{"id":63634,"url":"https://patchwork.plctlab.org/api/1.2/patches/63634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/","msgid":"<20230302231051.1928782-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:47","name":"[v10,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/mbox/"},{"id":63640,"url":"https://patchwork.plctlab.org/api/1.2/patches/63640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/","msgid":"<20230302231051.1928782-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:48","name":"[v10,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/mbox/"},{"id":63642,"url":"https://patchwork.plctlab.org/api/1.2/patches/63642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/","msgid":"<20230302231051.1928782-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:49","name":"[v10,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/mbox/"},{"id":63641,"url":"https://patchwork.plctlab.org/api/1.2/patches/63641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/","msgid":"<20230302231051.1928782-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:50","name":"[v10,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/mbox/"},{"id":63644,"url":"https://patchwork.plctlab.org/api/1.2/patches/63644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/","msgid":"<20230302231051.1928782-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:51","name":"[v10,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/mbox/"},{"id":63749,"url":"https://patchwork.plctlab.org/api/1.2/patches/63749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:46:14","name":"binutils coff type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/mbox/"},{"id":63750,"url":"https://patchwork.plctlab.org/api/1.2/patches/63750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:47:11","name":"Tidy type handling in binutils/rdcoff.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/mbox/"},{"id":63885,"url":"https://patchwork.plctlab.org/api/1.2/patches/63885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T12:56:20","name":"[01/18] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/mbox/"},{"id":63887,"url":"https://patchwork.plctlab.org/api/1.2/patches/63887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/","msgid":"<3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:00","name":"[02/18] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/mbox/"},{"id":63889,"url":"https://patchwork.plctlab.org/api/1.2/patches/63889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/","msgid":"<242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:39","name":"[03/18] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/mbox/"},{"id":63892,"url":"https://patchwork.plctlab.org/api/1.2/patches/63892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/","msgid":"<2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:12","name":"[04/18] x86: use set_rex_vrex() also for short-form handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/mbox/"},{"id":63893,"url":"https://patchwork.plctlab.org/api/1.2/patches/63893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/","msgid":"<34990244-84ae-bd27-04c3-1632ad5d7841@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:33","name":"[05/18] x86: move more disp processing out of md_assemble()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/mbox/"},{"id":63895,"url":"https://patchwork.plctlab.org/api/1.2/patches/63895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/","msgid":"<83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com>","list_archive_url":null,"date":"2023-03-03T12:59:23","name":"[06/18] x86-64: adjust REX-prefix part of SSE2AVX test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/mbox/"},{"id":63896,"url":"https://patchwork.plctlab.org/api/1.2/patches/63896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/","msgid":"<462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:05","name":"[07/18] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/mbox/"},{"id":63897,"url":"https://patchwork.plctlab.org/api/1.2/patches/63897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/","msgid":"<7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:50","name":"[08/18] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/mbox/"},{"id":63898,"url":"https://patchwork.plctlab.org/api/1.2/patches/63898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/","msgid":"<5f7617d7-f545-cb43-e133-080abb5ede88@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:14","name":"[09/18] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/mbox/"},{"id":63899,"url":"https://patchwork.plctlab.org/api/1.2/patches/63899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/","msgid":"<42f27545-f571-c78f-415c-50817730faea@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:41","name":"[10/18] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/mbox/"},{"id":63900,"url":"https://patchwork.plctlab.org/api/1.2/patches/63900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:02:44","name":"[11/18] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/mbox/"},{"id":63902,"url":"https://patchwork.plctlab.org/api/1.2/patches/63902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/","msgid":"<689eb629-ad65-4611-2a22-ac0dea62590d@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:17","name":"[12/18] x86: decouple broadcast type and bytes fields","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/mbox/"},{"id":63903,"url":"https://patchwork.plctlab.org/api/1.2/patches/63903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/","msgid":"<3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:51","name":"[13/18] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/mbox/"},{"id":63904,"url":"https://patchwork.plctlab.org/api/1.2/patches/63904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/","msgid":"<433b1d03-2e38-8b3f-be46-c859e678959f@suse.com>","list_archive_url":null,"date":"2023-03-03T13:04:32","name":"[14/18] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/mbox/"},{"id":63905,"url":"https://patchwork.plctlab.org/api/1.2/patches/63905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:05:00","name":"[15/18] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/mbox/"},{"id":63906,"url":"https://patchwork.plctlab.org/api/1.2/patches/63906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/","msgid":"<14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com>","list_archive_url":null,"date":"2023-03-03T13:05:36","name":"[16/18] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/mbox/"},{"id":63907,"url":"https://patchwork.plctlab.org/api/1.2/patches/63907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/","msgid":"<10b9c1df-587e-e788-641b-43ccde48be21@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:25","name":"[17/18] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/mbox/"},{"id":63908,"url":"https://patchwork.plctlab.org/api/1.2/patches/63908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/","msgid":"<390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:56","name":"[RFC,18/18] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/mbox/"},{"id":63958,"url":"https://patchwork.plctlab.org/api/1.2/patches/63958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/","msgid":"<20230303144706.1977061-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:56","name":"[v11,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/mbox/"},{"id":63953,"url":"https://patchwork.plctlab.org/api/1.2/patches/63953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/","msgid":"<20230303144706.1977061-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:57","name":"[v11,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/mbox/"},{"id":63954,"url":"https://patchwork.plctlab.org/api/1.2/patches/63954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/","msgid":"<20230303144706.1977061-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:58","name":"[v11,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/mbox/"},{"id":63966,"url":"https://patchwork.plctlab.org/api/1.2/patches/63966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/","msgid":"<20230303144706.1977061-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:59","name":"[v11,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/mbox/"},{"id":63962,"url":"https://patchwork.plctlab.org/api/1.2/patches/63962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/","msgid":"<20230303144706.1977061-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:00","name":"[v11,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/mbox/"},{"id":63960,"url":"https://patchwork.plctlab.org/api/1.2/patches/63960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/","msgid":"<20230303144706.1977061-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:01","name":"[v11,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/mbox/"},{"id":63964,"url":"https://patchwork.plctlab.org/api/1.2/patches/63964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/","msgid":"<20230303144706.1977061-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:02","name":"[v11,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/mbox/"},{"id":63961,"url":"https://patchwork.plctlab.org/api/1.2/patches/63961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/","msgid":"<20230303144706.1977061-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:03","name":"[v11,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/mbox/"},{"id":63955,"url":"https://patchwork.plctlab.org/api/1.2/patches/63955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/","msgid":"<20230303144706.1977061-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:04","name":"[v11,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/mbox/"},{"id":63967,"url":"https://patchwork.plctlab.org/api/1.2/patches/63967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/","msgid":"<20230303144706.1977061-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:05","name":"[v11,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/mbox/"},{"id":63965,"url":"https://patchwork.plctlab.org/api/1.2/patches/63965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/","msgid":"<20230303144706.1977061-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:06","name":"[v11,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/mbox/"},{"id":64411,"url":"https://patchwork.plctlab.org/api/1.2/patches/64411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:27:44","name":"Correct objdump command line error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/mbox/"},{"id":64412,"url":"https://patchwork.plctlab.org/api/1.2/patches/64412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:12","name":"Move nm.c cached line number info to bfd usrdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/mbox/"},{"id":64413,"url":"https://patchwork.plctlab.org/api/1.2/patches/64413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:47","name":"Downgrade nm fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/mbox/"},{"id":64414,"url":"https://patchwork.plctlab.org/api/1.2/patches/64414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:30:37","name":"Downgrade addr2line fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/mbox/"},{"id":64415,"url":"https://patchwork.plctlab.org/api/1.2/patches/64415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:10","name":"Downgrade objdump fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/mbox/"},{"id":64416,"url":"https://patchwork.plctlab.org/api/1.2/patches/64416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:47","name":"Correct odd loop in ecoff lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/mbox/"},{"id":64418,"url":"https://patchwork.plctlab.org/api/1.2/patches/64418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:16","name":"More _bfd_ecoff_locate_line sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/mbox/"},{"id":64417,"url":"https://patchwork.plctlab.org/api/1.2/patches/64417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:45","name":"PR30198, Assertion and segfault when linking x86_64 elf and coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/mbox/"},{"id":64619,"url":"https://patchwork.plctlab.org/api/1.2/patches/64619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T11:46:27","name":"macho null dereference read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/mbox/"},{"id":64651,"url":"https://patchwork.plctlab.org/api/1.2/patches/64651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/","msgid":"<20230306133158.91917-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:48","name":"[v12,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/mbox/"},{"id":64652,"url":"https://patchwork.plctlab.org/api/1.2/patches/64652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/","msgid":"<20230306133158.91917-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:49","name":"[v12,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/mbox/"},{"id":64653,"url":"https://patchwork.plctlab.org/api/1.2/patches/64653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/","msgid":"<20230306133158.91917-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:50","name":"[v12,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/mbox/"},{"id":64657,"url":"https://patchwork.plctlab.org/api/1.2/patches/64657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/","msgid":"<20230306133158.91917-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:51","name":"[v12,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/mbox/"},{"id":64654,"url":"https://patchwork.plctlab.org/api/1.2/patches/64654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/","msgid":"<20230306133158.91917-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:52","name":"[v12,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/mbox/"},{"id":64655,"url":"https://patchwork.plctlab.org/api/1.2/patches/64655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/","msgid":"<20230306133158.91917-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:53","name":"[v12,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/mbox/"},{"id":64656,"url":"https://patchwork.plctlab.org/api/1.2/patches/64656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/","msgid":"<20230306133158.91917-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:54","name":"[v12,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/mbox/"},{"id":64658,"url":"https://patchwork.plctlab.org/api/1.2/patches/64658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/","msgid":"<20230306133158.91917-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:55","name":"[v12,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/mbox/"},{"id":64661,"url":"https://patchwork.plctlab.org/api/1.2/patches/64661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/","msgid":"<20230306133158.91917-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:56","name":"[v12,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/mbox/"},{"id":64660,"url":"https://patchwork.plctlab.org/api/1.2/patches/64660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/","msgid":"<20230306133158.91917-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:57","name":"[v12,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/mbox/"},{"id":64659,"url":"https://patchwork.plctlab.org/api/1.2/patches/64659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/","msgid":"<20230306133158.91917-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:58","name":"[v12,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/mbox/"},{"id":65273,"url":"https://patchwork.plctlab.org/api/1.2/patches/65273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/","msgid":"<20230307050431.288433-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-07T05:04:31","name":"[Review,is,needed] gprofng: read Dwarf 5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":65986,"url":"https://patchwork.plctlab.org/api/1.2/patches/65986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:14:51","name":"z8 and z80 coff_reloc16_extra_cases sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/mbox/"},{"id":65987,"url":"https://patchwork.plctlab.org/api/1.2/patches/65987/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:15:55","name":"Regen potfiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/mbox/"},{"id":66046,"url":"https://patchwork.plctlab.org/api/1.2/patches/66046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T07:28:51","name":"Tidy pe_ILF_build_a_bfd a little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/mbox/"},{"id":66183,"url":"https://patchwork.plctlab.org/api/1.2/patches/66183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/","msgid":"<20230308125441.356419-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-08T12:54:41","name":"[v1] DIGEST: Disable 64-bit CRC for 32-bit BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/mbox/"},{"id":66328,"url":"https://patchwork.plctlab.org/api/1.2/patches/66328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:07:35","name":"[1/4] gas: drop function pointer parameter from macro_init()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/mbox/"},{"id":66329,"url":"https://patchwork.plctlab.org/api/1.2/patches/66329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:08:17","name":"[2/4] gas: isolate macro_strip_at to macro.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/mbox/"},{"id":66332,"url":"https://patchwork.plctlab.org/api/1.2/patches/66332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/","msgid":"<0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com>","list_archive_url":null,"date":"2023-03-08T16:08:39","name":"[3/4] gas: use flag_mri directly in macro processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/mbox/"},{"id":66336,"url":"https://patchwork.plctlab.org/api/1.2/patches/66336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/","msgid":"<06908d40-8d11-9540-6932-efb4f54dba0f@suse.com>","list_archive_url":null,"date":"2023-03-08T16:09:22","name":"[4/4] gas: expose flag_macro_alternate globally","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/mbox/"},{"id":66649,"url":"https://patchwork.plctlab.org/api/1.2/patches/66649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/","msgid":"<20230309080446.24714-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-09T08:04:46","name":"RISC-V: Segment fault in riscv_elf_append_rela.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/mbox/"},{"id":66827,"url":"https://patchwork.plctlab.org/api/1.2/patches/66827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:16:39","name":"Allow frag address wrapping in absolute section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/mbox/"},{"id":66828,"url":"https://patchwork.plctlab.org/api/1.2/patches/66828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:17:26","name":"objdump: report no section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/mbox/"},{"id":67175,"url":"https://patchwork.plctlab.org/api/1.2/patches/67175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/","msgid":"<20230310000817.751962-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:11","name":"[v1,1/7] SECTOR: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/mbox/"},{"id":67174,"url":"https://patchwork.plctlab.org/api/1.2/patches/67174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/","msgid":"<20230310000817.751962-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:12","name":"[v1,2/7] SECTOR: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/mbox/"},{"id":67177,"url":"https://patchwork.plctlab.org/api/1.2/patches/67177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/","msgid":"<20230310000817.751962-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:13","name":"[v1,3/7] SECTOR: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/mbox/"},{"id":67179,"url":"https://patchwork.plctlab.org/api/1.2/patches/67179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/","msgid":"<20230310000817.751962-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:14","name":"[v1,4/7] SECTOR: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/mbox/"},{"id":67180,"url":"https://patchwork.plctlab.org/api/1.2/patches/67180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/","msgid":"<20230310000817.751962-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:15","name":"[v1,5/7] SECTOR: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/mbox/"},{"id":67176,"url":"https://patchwork.plctlab.org/api/1.2/patches/67176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/","msgid":"<20230310000817.751962-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:16","name":"[v1,6/7] SECTOR: add testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/mbox/"},{"id":67178,"url":"https://patchwork.plctlab.org/api/1.2/patches/67178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/","msgid":"<20230310000817.751962-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:17","name":"[v1,7/7] SECTOR: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/mbox/"},{"id":67202,"url":"https://patchwork.plctlab.org/api/1.2/patches/67202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-10T04:15:23","name":"eh static data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/mbox/"},{"id":67293,"url":"https://patchwork.plctlab.org/api/1.2/patches/67293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:25:27","name":"[v2,1/7] RISC-V: minor effort reduction in relocation specifier parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/mbox/"},{"id":67294,"url":"https://patchwork.plctlab.org/api/1.2/patches/67294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/","msgid":"<366e4dcf-e273-a321-dd38-7adf4212c901@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:00","name":"[v2,2/7] RISC-V: drop \"percent_op\" parameter from my_getOpcodeExpression()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/mbox/"},{"id":67296,"url":"https://patchwork.plctlab.org/api/1.2/patches/67296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/","msgid":"<5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:25","name":"[v2,3/7] RISC-V: avoid redundant and misleading/wrong error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/mbox/"},{"id":67297,"url":"https://patchwork.plctlab.org/api/1.2/patches/67297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:27:05","name":"[v2,4/7] RISC-V: don'\''t recognize bogus relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/mbox/"},{"id":67302,"url":"https://patchwork.plctlab.org/api/1.2/patches/67302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/","msgid":"<89f892c8-e378-b81c-7b13-322a7876a252@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:26","name":"[v2,5/7] RISC-V: relax post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/mbox/"},{"id":67301,"url":"https://patchwork.plctlab.org/api/1.2/patches/67301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/","msgid":"<756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:58","name":"[v2,6/7] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/mbox/"},{"id":67305,"url":"https://patchwork.plctlab.org/api/1.2/patches/67305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/","msgid":"<54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com>","list_archive_url":null,"date":"2023-03-10T09:28:23","name":"[v2,7/7] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/mbox/"},{"id":67308,"url":"https://patchwork.plctlab.org/api/1.2/patches/67308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/","msgid":"<150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com>","list_archive_url":null,"date":"2023-03-10T09:36:31","name":"[RFC] RISC-V: alter the special character used in FAKE_LABEL_NAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/mbox/"},{"id":67313,"url":"https://patchwork.plctlab.org/api/1.2/patches/67313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:43:48","name":"gas: apply md_register_arithmetic also to unary '\''+'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/mbox/"},{"id":67317,"url":"https://patchwork.plctlab.org/api/1.2/patches/67317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/","msgid":"<312cb612-378a-be36-6f6c-62df7313975d@suse.com>","list_archive_url":null,"date":"2023-03-10T10:11:28","name":"x86: drop identifier_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/mbox/"},{"id":67319,"url":"https://patchwork.plctlab.org/api/1.2/patches/67319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/","msgid":"<97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:22","name":"[v2,01/14] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/mbox/"},{"id":67320,"url":"https://patchwork.plctlab.org/api/1.2/patches/67320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/","msgid":"<8df023f9-58a5-dca7-badd-f3354ed18442@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:50","name":"[v2,02/14] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/mbox/"},{"id":67321,"url":"https://patchwork.plctlab.org/api/1.2/patches/67321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/","msgid":"<5771df73-12d8-e880-a051-86c09d6bdb06@suse.com>","list_archive_url":null,"date":"2023-03-10T10:20:26","name":"[v2,03/14] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/mbox/"},{"id":67322,"url":"https://patchwork.plctlab.org/api/1.2/patches/67322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:21:11","name":"[v2,04/14] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/mbox/"},{"id":67325,"url":"https://patchwork.plctlab.org/api/1.2/patches/67325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/","msgid":"<08829d31-820b-7dea-5609-de609bf69aa9@suse.com>","list_archive_url":null,"date":"2023-03-10T10:21:48","name":"[v2,05/14] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/mbox/"},{"id":67323,"url":"https://patchwork.plctlab.org/api/1.2/patches/67323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:22:16","name":"[v2,06/14] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/mbox/"},{"id":67326,"url":"https://patchwork.plctlab.org/api/1.2/patches/67326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/","msgid":"<667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com>","list_archive_url":null,"date":"2023-03-10T10:22:38","name":"[v2,07/14] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/mbox/"},{"id":67327,"url":"https://patchwork.plctlab.org/api/1.2/patches/67327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/","msgid":"<8d917f97-af55-11f3-a9f8-d5a209725336@suse.com>","list_archive_url":null,"date":"2023-03-10T10:23:40","name":"[v2,08/14] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/mbox/"},{"id":67328,"url":"https://patchwork.plctlab.org/api/1.2/patches/67328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/","msgid":"<010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:03","name":"[v2,09/14] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/mbox/"},{"id":67329,"url":"https://patchwork.plctlab.org/api/1.2/patches/67329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/","msgid":"<68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:53","name":"[v2,10/14] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/mbox/"},{"id":67330,"url":"https://patchwork.plctlab.org/api/1.2/patches/67330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:25:43","name":"[v2,11/14] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/mbox/"},{"id":67331,"url":"https://patchwork.plctlab.org/api/1.2/patches/67331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:26:03","name":"[v2,12/14] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/mbox/"},{"id":67332,"url":"https://patchwork.plctlab.org/api/1.2/patches/67332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/","msgid":"<2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com>","list_archive_url":null,"date":"2023-03-10T10:26:44","name":"[v2,13/14] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/mbox/"},{"id":67333,"url":"https://patchwork.plctlab.org/api/1.2/patches/67333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:27:47","name":"[RFC,v2,14/14] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/mbox/"},{"id":68729,"url":"https://patchwork.plctlab.org/api/1.2/patches/68729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/","msgid":"<20230313102216.355828-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-03-13T10:22:16","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/mbox/"},{"id":69242,"url":"https://patchwork.plctlab.org/api/1.2/patches/69242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:22","name":"gas/compress-debug.c init all of strm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/mbox/"},{"id":69243,"url":"https://patchwork.plctlab.org/api/1.2/patches/69243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:46","name":"gas/ecoff.c: don'\''t use zero struct copies to init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/mbox/"},{"id":69245,"url":"https://patchwork.plctlab.org/api/1.2/patches/69245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:09","name":"gas/dwarf2dbg.c init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/mbox/"},{"id":69244,"url":"https://patchwork.plctlab.org/api/1.2/patches/69244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:38","name":"gas .include and .incbin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/mbox/"},{"id":69246,"url":"https://patchwork.plctlab.org/api/1.2/patches/69246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:00","name":"gas/read.c: init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/mbox/"},{"id":69247,"url":"https://patchwork.plctlab.org/api/1.2/patches/69247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:31","name":"Sanity check read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/mbox/"},{"id":69248,"url":"https://patchwork.plctlab.org/api/1.2/patches/69248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:06:24","name":"objdump segfault after symbol table error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/mbox/"},{"id":69845,"url":"https://patchwork.plctlab.org/api/1.2/patches/69845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/","msgid":"<20230314220114.1117782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:12","name":"[v1,1/3] CHIP: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/mbox/"},{"id":69843,"url":"https://patchwork.plctlab.org/api/1.2/patches/69843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/","msgid":"<20230314220114.1117782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:13","name":"[v1,2/3] CHIP: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/mbox/"},{"id":69844,"url":"https://patchwork.plctlab.org/api/1.2/patches/69844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/","msgid":"<20230314220114.1117782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:14","name":"[v1,3/3] CHIP: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/mbox/"},{"id":70532,"url":"https://patchwork.plctlab.org/api/1.2/patches/70532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T00:58:20","name":"PR30217, dynamic relocations using local dynamic symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/mbox/"},{"id":70595,"url":"https://patchwork.plctlab.org/api/1.2/patches/70595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T07:01:08","name":"cpu/mem.opc whitespace tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/mbox/"},{"id":70703,"url":"https://patchwork.plctlab.org/api/1.2/patches/70703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/","msgid":"<20230316101736.482737-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:32","name":"[1/5] configure: add new target aarch64-*-nto*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/mbox/"},{"id":70705,"url":"https://patchwork.plctlab.org/api/1.2/patches/70705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/","msgid":"<20230316101736.482737-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:33","name":"[2/5] readelf: add support for QNT_STACK note subsections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/mbox/"},{"id":70706,"url":"https://patchwork.plctlab.org/api/1.2/patches/70706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/","msgid":"<20230316101736.482737-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:34","name":"[3/5] ld: add support of QNX stack arguments for aarch64nto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/mbox/"},{"id":70704,"url":"https://patchwork.plctlab.org/api/1.2/patches/70704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/","msgid":"<20230316101736.482737-5-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:35","name":"[4/5] ld/testsuite: add aarch64nto to ld-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/mbox/"},{"id":70707,"url":"https://patchwork.plctlab.org/api/1.2/patches/70707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/","msgid":"<20230316101736.482737-6-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:36","name":"[5/5] ld/testsuite: disable ilp32 tests for aarch64-qnx","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/mbox/"},{"id":70782,"url":"https://patchwork.plctlab.org/api/1.2/patches/70782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/","msgid":"<20230316132101.205752-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-03-16T13:21:01","name":"Re: Add --enable-linker-version option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/mbox/"},{"id":71031,"url":"https://patchwork.plctlab.org/api/1.2/patches/71031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/","msgid":"<20230317015323.567132-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-17T01:53:23","name":"RISC-V: Adjust the '\''print_insn'\'' return value of disassembling.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/mbox/"},{"id":71117,"url":"https://patchwork.plctlab.org/api/1.2/patches/71117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/","msgid":"","list_archive_url":null,"date":"2023-03-17T07:50:42","name":"Add support to readelf for the PT_OPENBSD_MUTABLE segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/mbox/"},{"id":71230,"url":"https://patchwork.plctlab.org/api/1.2/patches/71230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:41:27","name":"strange segfault i386-dis.c:9815:28","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/mbox/"},{"id":71234,"url":"https://patchwork.plctlab.org/api/1.2/patches/71234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:45:44","name":"Another source_sh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/mbox/"},{"id":71237,"url":"https://patchwork.plctlab.org/api/1.2/patches/71237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:46:10","name":"mach-o: out of memory in get_dynamic_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/mbox/"},{"id":71244,"url":"https://patchwork.plctlab.org/api/1.2/patches/71244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/","msgid":"<20230317105552.82190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-17T10:55:52","name":"RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/mbox/"},{"id":71345,"url":"https://patchwork.plctlab.org/api/1.2/patches/71345/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:44","name":"[1/2] Reloc howto access broken for BPF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/mbox/"},{"id":71346,"url":"https://patchwork.plctlab.org/api/1.2/patches/71346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-3-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:45","name":"[2/2] Changed ld and gas BPF tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/mbox/"},{"id":71521,"url":"https://patchwork.plctlab.org/api/1.2/patches/71521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/","msgid":"<20230317233448.1832535-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-17T23:34:48","name":"[Review,is,neded] gprofng: Use prototype to call libc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":71749,"url":"https://patchwork.plctlab.org/api/1.2/patches/71749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:02","name":"ctf segfaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/mbox/"},{"id":71751,"url":"https://patchwork.plctlab.org/api/1.2/patches/71751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:44","name":"Another sanity check for read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/mbox/"},{"id":71752,"url":"https://patchwork.plctlab.org/api/1.2/patches/71752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:52:25","name":"rewrite_elf_program_header and want_p_paddr_set_to_zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/mbox/"},{"id":71753,"url":"https://patchwork.plctlab.org/api/1.2/patches/71753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:04","name":"XCOFF archive sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/mbox/"},{"id":71754,"url":"https://patchwork.plctlab.org/api/1.2/patches/71754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:34","name":"Regen ld/po/BLD-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/mbox/"},{"id":71942,"url":"https://patchwork.plctlab.org/api/1.2/patches/71942/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/","msgid":"<20230320033444.2819-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-20T03:34:44","name":"[v2] RISC-V: Fix disassemble fetch fail return value.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/mbox/"},{"id":72083,"url":"https://patchwork.plctlab.org/api/1.2/patches/72083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-20T10:33:27","name":"libctf: unused variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/mbox/"},{"id":72295,"url":"https://patchwork.plctlab.org/api/1.2/patches/72295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/","msgid":"<20230320170313.354203-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-20T17:03:13","name":"x86: Check unbalanced braces in memory reference","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/mbox/"},{"id":72904,"url":"https://patchwork.plctlab.org/api/1.2/patches/72904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/","msgid":"<20230321142839.672428-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:39","name":"[1/3] bfd: aarch64: Refactor stub sizing code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/mbox/"},{"id":72903,"url":"https://patchwork.plctlab.org/api/1.2/patches/72903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/","msgid":"<20230321142848.672474-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:48","name":"[2/3] bfd: aarch64: Fix stubs that may break BTI PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/mbox/"},{"id":72905,"url":"https://patchwork.plctlab.org/api/1.2/patches/72905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/","msgid":"<20230321142857.672520-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:57","name":"[3/3] bfd: aarch64: Optimize BTI stubs PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/mbox/"},{"id":73096,"url":"https://patchwork.plctlab.org/api/1.2/patches/73096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:11","name":"gas: expand_irp memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/mbox/"},{"id":73098,"url":"https://patchwork.plctlab.org/api/1.2/patches/73098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:56","name":"XCOFF: use bfd_coff_close_and_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/mbox/"},{"id":73100,"url":"https://patchwork.plctlab.org/api/1.2/patches/73100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:41:38","name":"PE fake section for C_SECTION syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/mbox/"},{"id":73101,"url":"https://patchwork.plctlab.org/api/1.2/patches/73101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:47:09","name":"PR17910 sym string offset check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/mbox/"},{"id":73102,"url":"https://patchwork.plctlab.org/api/1.2/patches/73102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:48:01","name":"Sanity check coff-sh and coff-mcore sym string offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/mbox/"},{"id":73105,"url":"https://patchwork.plctlab.org/api/1.2/patches/73105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T23:10:52","name":"Remove unnecessary memsets in sframe-dump.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/mbox/"},{"id":73115,"url":"https://patchwork.plctlab.org/api/1.2/patches/73115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-22T00:13:39","name":"coff_get_normalized_symtab bfd_release","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/mbox/"},{"id":73996,"url":"https://patchwork.plctlab.org/api/1.2/patches/73996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/","msgid":"<20230323105959.1449936-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-23T10:59:59","name":"MIPS: fix loongson3 llsc workaround","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/mbox/"},{"id":74094,"url":"https://patchwork.plctlab.org/api/1.2/patches/74094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-23T14:30:15","name":"Arm64/ELF: accept relocations against STN_UNDEF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/mbox/"},{"id":74480,"url":"https://patchwork.plctlab.org/api/1.2/patches/74480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:33:11","name":"Tidy dwarf1 cached section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/mbox/"},{"id":74481,"url":"https://patchwork.plctlab.org/api/1.2/patches/74481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:35:25","name":"Tidy string_ptr increment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/mbox/"},{"id":74544,"url":"https://patchwork.plctlab.org/api/1.2/patches/74544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:22","name":"[1/4] libctf: fix assertion failure with no system qsort_r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/mbox/"},{"id":74545,"url":"https://patchwork.plctlab.org/api/1.2/patches/74545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:23","name":"[2/4] libctf: work around an uninitialized variable warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/mbox/"},{"id":74547,"url":"https://patchwork.plctlab.org/api/1.2/patches/74547/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:24","name":"[3/4] libctf: fix a comment typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/mbox/"},{"id":74546,"url":"https://patchwork.plctlab.org/api/1.2/patches/74546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:25","name":"[4/4] libctf: get the offsets of fields of unnamed structs/unions right","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/mbox/"},{"id":74560,"url":"https://patchwork.plctlab.org/api/1.2/patches/74560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-03-24T14:02:55","name":"[Bug,gold/30187] ld.bfd and ld.gold versions in .comment section of ELF files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/mbox/"},{"id":74795,"url":"https://patchwork.plctlab.org/api/1.2/patches/74795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/","msgid":"<20230325004113.22673-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:11","name":"[1/3] RISC-V: Extract the ld code which are too complicated, and may be reused.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/mbox/"},{"id":74798,"url":"https://patchwork.plctlab.org/api/1.2/patches/74798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/","msgid":"<20230325004113.22673-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:12","name":"[2/3] RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/mbox/"},{"id":74796,"url":"https://patchwork.plctlab.org/api/1.2/patches/74796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/","msgid":"<20230325004113.22673-3-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:13","name":"[3/3] RISC-V: PR28789, Reject R_RISCV_PCREL relocations with ABS symbol in PIC/PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/mbox/"},{"id":75166,"url":"https://patchwork.plctlab.org/api/1.2/patches/75166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/","msgid":"<20230326231111.3207581-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-26T23:11:11","name":"[Review,is,neded] gprofng: 30089 [display text] Invalid number of threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":75242,"url":"https://patchwork.plctlab.org/api/1.2/patches/75242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:06","name":"[RFC,v2,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/mbox/"},{"id":75245,"url":"https://patchwork.plctlab.org/api/1.2/patches/75245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:07","name":"[RFC,v2,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/mbox/"},{"id":75347,"url":"https://patchwork.plctlab.org/api/1.2/patches/75347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:24:01","name":"XCOFF sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/mbox/"},{"id":75348,"url":"https://patchwork.plctlab.org/api/1.2/patches/75348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:25:40","name":"Duplicate DW_AT_call_file leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/mbox/"},{"id":75350,"url":"https://patchwork.plctlab.org/api/1.2/patches/75350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:27:40","name":"coffgrok access of u.auxent.x_sym.x_tagndx.p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/mbox/"},{"id":75351,"url":"https://patchwork.plctlab.org/api/1.2/patches/75351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:28:17","name":"Set proper union selector tag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/mbox/"},{"id":75353,"url":"https://patchwork.plctlab.org/api/1.2/patches/75353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:31:59","name":"Use stdint types in coff internal_auxent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/mbox/"},{"id":75354,"url":"https://patchwork.plctlab.org/api/1.2/patches/75354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:32:42","name":"Remove coff_pointerize_aux table_end param","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/mbox/"},{"id":75355,"url":"https://patchwork.plctlab.org/api/1.2/patches/75355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:33:28","name":"Tidy tc-ppc.c XCOFF auxent access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/mbox/"},{"id":75768,"url":"https://patchwork.plctlab.org/api/1.2/patches/75768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T02:09:20","name":"ubsan: elfnn-aarch64.c:4595:19: runtime error: load of value 190","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/mbox/"},{"id":75974,"url":"https://patchwork.plctlab.org/api/1.2/patches/75974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T10:37:26","name":"Avoid undefined behaviour in m68hc11 md_begin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/mbox/"},{"id":76299,"url":"https://patchwork.plctlab.org/api/1.2/patches/76299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/","msgid":"<20230328230249.274759-2-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:47","name":"[1/3] Add Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/mbox/"},{"id":76298,"url":"https://patchwork.plctlab.org/api/1.2/patches/76298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/","msgid":"<20230328230249.274759-3-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:48","name":"[2/3] Add rotation instructions to allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/mbox/"},{"id":76300,"url":"https://patchwork.plctlab.org/api/1.2/patches/76300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/","msgid":"<20230328230249.274759-4-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:49","name":"[3/3] Adding more instructions to Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/mbox/"},{"id":76303,"url":"https://patchwork.plctlab.org/api/1.2/patches/76303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T23:20:07","name":"ld testsuite CFLAGS_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/mbox/"},{"id":76347,"url":"https://patchwork.plctlab.org/api/1.2/patches/76347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-29T02:50:59","name":"Sanity check section size in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/mbox/"},{"id":76561,"url":"https://patchwork.plctlab.org/api/1.2/patches/76561/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/","msgid":"<2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de>","list_archive_url":null,"date":"2023-03-29T12:44:50","name":"RFC: Add ELF note for description with JSON data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/mbox/"},{"id":76636,"url":"https://patchwork.plctlab.org/api/1.2/patches/76636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/","msgid":"<87v8ijmxjh.fsf@redhat.com>","list_archive_url":null,"date":"2023-03-29T14:39:46","name":"RFC: Can static executables contain relocations against symbols ?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/mbox/"},{"id":76860,"url":"https://patchwork.plctlab.org/api/1.2/patches/76860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T00:08:03","name":"[COMMITTED] Fix typo in ld manual --enable-non-contiguous-regions example","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/mbox/"},{"id":76881,"url":"https://patchwork.plctlab.org/api/1.2/patches/76881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:48:57","name":"Tidy memory on addr2line failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/mbox/"},{"id":76882,"url":"https://patchwork.plctlab.org/api/1.2/patches/76882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:49:29","name":"Tidy leaked objcopy memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/mbox/"},{"id":76887,"url":"https://patchwork.plctlab.org/api/1.2/patches/76887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:50:10","name":"Fix memory leak in bfd_get_debug_link_info_1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/mbox/"},{"id":77007,"url":"https://patchwork.plctlab.org/api/1.2/patches/77007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/","msgid":"<20230330101245.3327499-1-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:12:45","name":"aarch64: Add sme-i16i64 and sme-f64f64 aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/mbox/"},{"id":77019,"url":"https://patchwork.plctlab.org/api/1.2/patches/77019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:17","name":"[01/43] aarch64: Fix PSEL opcode mask","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/mbox/"},{"id":77024,"url":"https://patchwork.plctlab.org/api/1.2/patches/77024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:18","name":"[02/43] aarch64: Restrict range of PRFM opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/mbox/"},{"id":77016,"url":"https://patchwork.plctlab.org/api/1.2/patches/77016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:19","name":"[03/43] aarch64: Fix SVE2 register/immediate distinction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/mbox/"},{"id":77017,"url":"https://patchwork.plctlab.org/api/1.2/patches/77017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:20","name":"[04/43] aarch64: Make SME instructions use F_STRICT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/mbox/"},{"id":77031,"url":"https://patchwork.plctlab.org/api/1.2/patches/77031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:21","name":"[05/43] aarch64: Use aarch64_operand_error more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/mbox/"},{"id":77021,"url":"https://patchwork.plctlab.org/api/1.2/patches/77021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-7-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:22","name":"[06/43] aarch64: Rename REG_TYPE_ZA* to REG_TYPE_ZAT*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/mbox/"},{"id":77018,"url":"https://patchwork.plctlab.org/api/1.2/patches/77018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:23","name":"[07/43] aarch64: Add REG_TYPE_ZATHV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/mbox/"},{"id":77020,"url":"https://patchwork.plctlab.org/api/1.2/patches/77020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-9-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:24","name":"[08/43] aarch64: Move vectype_to_qualifier further up","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/mbox/"},{"id":77022,"url":"https://patchwork.plctlab.org/api/1.2/patches/77022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-10-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:25","name":"[09/43] aarch64: Rework parse_typed_reg interface","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/mbox/"},{"id":77027,"url":"https://patchwork.plctlab.org/api/1.2/patches/77027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:26","name":"[10/43] aarch64: Reuse parse_typed_reg for ZA tiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/mbox/"},{"id":77037,"url":"https://patchwork.plctlab.org/api/1.2/patches/77037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:27","name":"[11/43] aarch64: Consolidate ZA tile range checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/mbox/"},{"id":77034,"url":"https://patchwork.plctlab.org/api/1.2/patches/77034/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-13-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:28","name":"[12/43] aarch64: Treat ZA as a register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/mbox/"},{"id":77029,"url":"https://patchwork.plctlab.org/api/1.2/patches/77029/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:29","name":"[13/43] aarch64: Rename za_tile_vector to za_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/mbox/"},{"id":77043,"url":"https://patchwork.plctlab.org/api/1.2/patches/77043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-15-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:30","name":"[14/43] aarch64: Make indexed_za use 64-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/mbox/"},{"id":77041,"url":"https://patchwork.plctlab.org/api/1.2/patches/77041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-16-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:31","name":"[15/43] aarch64: Pass aarch64_indexed_za to parsers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/mbox/"},{"id":77045,"url":"https://patchwork.plctlab.org/api/1.2/patches/77045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-17-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:32","name":"[16/43] aarch64: Move ZA range checks to aarch64-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/mbox/"},{"id":77048,"url":"https://patchwork.plctlab.org/api/1.2/patches/77048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-18-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:33","name":"[17/43] aarch64: Consolidate ZA slice parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/mbox/"},{"id":77046,"url":"https://patchwork.plctlab.org/api/1.2/patches/77046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-19-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:34","name":"[18/43] aarch64: Commonise index parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/mbox/"},{"id":77053,"url":"https://patchwork.plctlab.org/api/1.2/patches/77053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-20-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:35","name":"[19/43] aarch64: Move w12-w15 range check to libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/mbox/"},{"id":77032,"url":"https://patchwork.plctlab.org/api/1.2/patches/77032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-21-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:36","name":"[20/43] aarch64: Tweak error for missing immediate offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/mbox/"},{"id":77058,"url":"https://patchwork.plctlab.org/api/1.2/patches/77058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-22-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:37","name":"[21/43] aarch64: Tweak errors for base & offset registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/mbox/"},{"id":77056,"url":"https://patchwork.plctlab.org/api/1.2/patches/77056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:38","name":"[22/43] aarch64: Tweak parsing of integer & FP registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/mbox/"},{"id":77052,"url":"https://patchwork.plctlab.org/api/1.2/patches/77052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:39","name":"[23/43] aarch64: Improve errors for malformed register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/mbox/"},{"id":77064,"url":"https://patchwork.plctlab.org/api/1.2/patches/77064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:40","name":"[24/43] aarch64: Try to avoid inappropriate default errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/mbox/"},{"id":77070,"url":"https://patchwork.plctlab.org/api/1.2/patches/77070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:41","name":"[25/43] aarch64: Rework reporting of failed register checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/mbox/"},{"id":77050,"url":"https://patchwork.plctlab.org/api/1.2/patches/77050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-27-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:42","name":"[26/43] aarch64: Update operand_mismatch_kind_names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/mbox/"},{"id":77054,"url":"https://patchwork.plctlab.org/api/1.2/patches/77054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-28-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:43","name":"[27/43] aarch64: Deprioritise AARCH64_OPDE_REG_LIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/mbox/"},{"id":77042,"url":"https://patchwork.plctlab.org/api/1.2/patches/77042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-29-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:44","name":"[28/43] aarch64: Add an error code for out-of-range registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/mbox/"},{"id":77060,"url":"https://patchwork.plctlab.org/api/1.2/patches/77060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-30-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:45","name":"[29/43] aarch64: Commonise checks for index operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/mbox/"},{"id":77066,"url":"https://patchwork.plctlab.org/api/1.2/patches/77066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-31-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:46","name":"[30/43] aarch64: Add an operand class for SVE register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/mbox/"},{"id":77067,"url":"https://patchwork.plctlab.org/api/1.2/patches/77067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-32-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:47","name":"[31/43] aarch64: Make AARCH64_OPDE_REG_LIST take a bitfield","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/mbox/"},{"id":77047,"url":"https://patchwork.plctlab.org/api/1.2/patches/77047/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-33-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:48","name":"[32/43] aarch64: Tweak register list errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/mbox/"},{"id":77072,"url":"https://patchwork.plctlab.org/api/1.2/patches/77072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-34-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:49","name":"[33/43] aarch64: Try to report invalid variants against the closest match","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/mbox/"},{"id":77051,"url":"https://patchwork.plctlab.org/api/1.2/patches/77051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-35-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:50","name":"[34/43] aarch64: Tweak priorities of parsing-related errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/mbox/"},{"id":77079,"url":"https://patchwork.plctlab.org/api/1.2/patches/77079/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-36-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:51","name":"[35/43] aarch64: Rename aarch64-tbl.h OP_SME_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/mbox/"},{"id":77055,"url":"https://patchwork.plctlab.org/api/1.2/patches/77055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-37-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:52","name":"[36/43] aarch64: Reorder some OP_SVE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/mbox/"},{"id":77082,"url":"https://patchwork.plctlab.org/api/1.2/patches/77082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-38-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:53","name":"[37/43] aarch64: Add a aarch64_cpu_supports_inst_p helper","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/mbox/"},{"id":77068,"url":"https://patchwork.plctlab.org/api/1.2/patches/77068/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-39-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:54","name":"[38/43] aarch64: Rename some of GAS'\''s REG_TYPE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/mbox/"},{"id":77073,"url":"https://patchwork.plctlab.org/api/1.2/patches/77073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-40-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:55","name":"[39/43] aarch64: Regularise FLD_* suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/mbox/"},{"id":77084,"url":"https://patchwork.plctlab.org/api/1.2/patches/77084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-41-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:56","name":"[40/43] aarch64: Resync field names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/mbox/"},{"id":77077,"url":"https://patchwork.plctlab.org/api/1.2/patches/77077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-42-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:57","name":"[41/43] aarch64: Sort fields alphanumerically","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/mbox/"},{"id":77063,"url":"https://patchwork.plctlab.org/api/1.2/patches/77063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-43-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:58","name":"[42/43] aarch64: Add support for strided register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/mbox/"},{"id":77078,"url":"https://patchwork.plctlab.org/api/1.2/patches/77078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-44-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:59","name":"[43/43] aarch64: Prefer register ranges & support wrapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/mbox/"},{"id":77086,"url":"https://patchwork.plctlab.org/api/1.2/patches/77086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:16","name":"[01/31] aarch64: Add +sme2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/mbox/"},{"id":77090,"url":"https://patchwork.plctlab.org/api/1.2/patches/77090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:17","name":"[02/31] aarch64: Add a _10 suffix to FLD_imm3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/mbox/"},{"id":77076,"url":"https://patchwork.plctlab.org/api/1.2/patches/77076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:18","name":"[03/31] aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/mbox/"},{"id":77083,"url":"https://patchwork.plctlab.org/api/1.2/patches/77083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:19","name":"[04/31] aarch64: Add support for vgx2 and vgx4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/mbox/"},{"id":77081,"url":"https://patchwork.plctlab.org/api/1.2/patches/77081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:20","name":"[05/31] aarch64; Add support for vector offset ranges","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/mbox/"},{"id":77085,"url":"https://patchwork.plctlab.org/api/1.2/patches/77085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:22","name":"[07/31] aarch64: Add the SME2 MOVA instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/mbox/"},{"id":77071,"url":"https://patchwork.plctlab.org/api/1.2/patches/77071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:25","name":"[10/31] aarch64: Add the SME2 ZT0 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/mbox/"},{"id":77080,"url":"https://patchwork.plctlab.org/api/1.2/patches/77080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:26","name":"[11/31] aarch64: Add the SME2 ADD and SUB instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/mbox/"},{"id":77087,"url":"https://patchwork.plctlab.org/api/1.2/patches/77087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:28","name":"[13/31] aarch64: Add the SME2 FMLA and FMLS instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/mbox/"},{"id":77093,"url":"https://patchwork.plctlab.org/api/1.2/patches/77093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:37","name":"[22/31] aarch64: Add the SME2 saturating conversion instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/mbox/"},{"id":77091,"url":"https://patchwork.plctlab.org/api/1.2/patches/77091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:38","name":"[23/31] aarch64: Add the SME2 shift instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/mbox/"},{"id":77095,"url":"https://patchwork.plctlab.org/api/1.2/patches/77095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:39","name":"[24/31] aarch64: Add the SME2 UNPK instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/mbox/"},{"id":77092,"url":"https://patchwork.plctlab.org/api/1.2/patches/77092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:40","name":"[25/31] aarch64: Add the SME2 UZP and ZIP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/mbox/"},{"id":77097,"url":"https://patchwork.plctlab.org/api/1.2/patches/77097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:27","name":"[RFC,v3,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/mbox/"},{"id":77098,"url":"https://patchwork.plctlab.org/api/1.2/patches/77098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:28","name":"[RFC,v3,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/mbox/"},{"id":77244,"url":"https://patchwork.plctlab.org/api/1.2/patches/77244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T16:02:22","name":"aarch64: Remove stray reglist variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/mbox/"},{"id":77311,"url":"https://patchwork.plctlab.org/api/1.2/patches/77311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/","msgid":"<20230330164214.735462-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-30T16:42:14","name":"lto: Don'\''t add indirect symbols for versioned aliases in IR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/mbox/"},{"id":77350,"url":"https://patchwork.plctlab.org/api/1.2/patches/77350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:37","name":"[RFC,v4,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/mbox/"},{"id":77351,"url":"https://patchwork.plctlab.org/api/1.2/patches/77351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:38","name":"[RFC,v4,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/mbox/"},{"id":77708,"url":"https://patchwork.plctlab.org/api/1.2/patches/77708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:04:54","name":"[1/3] x86: parse_real_register() does not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/mbox/"},{"id":77709,"url":"https://patchwork.plctlab.org/api/1.2/patches/77709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:05:53","name":"[2/3] x86: parse_register() must not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/mbox/"},{"id":77710,"url":"https://patchwork.plctlab.org/api/1.2/patches/77710/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:07:04","name":"[3/3] gas: document that get_symbol_name() can clobber the input buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/mbox/"},{"id":77794,"url":"https://patchwork.plctlab.org/api/1.2/patches/77794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T14:19:21","name":"bfd+ld: when / whether to generate .c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/mbox/"},{"id":20,"url":"https://patchwork.plctlab.org/api/1.2/bundles/20/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-04","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":78307,"url":"https://patchwork.plctlab.org/api/1.2/patches/78307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:22:30","name":"Memory leak in process_abbrev_set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/mbox/"},{"id":78308,"url":"https://patchwork.plctlab.org/api/1.2/patches/78308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:03","name":"rddbg.c stabs FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/mbox/"},{"id":78309,"url":"https://patchwork.plctlab.org/api/1.2/patches/78309/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:33","name":"ubsan: aarch64 parse_vector_reg_list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/mbox/"},{"id":78310,"url":"https://patchwork.plctlab.org/api/1.2/patches/78310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:24:11","name":"asan: heap buffer overflow printing ecoff debug info file name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/mbox/"},{"id":78375,"url":"https://patchwork.plctlab.org/api/1.2/patches/78375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/","msgid":"<20230403071118.2097883-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-03T07:11:18","name":"Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/mbox/"},{"id":78496,"url":"https://patchwork.plctlab.org/api/1.2/patches/78496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/","msgid":"<20230403110635.23391-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-03T11:06:35","name":"[v2] MIPS: the default output fellows triple and with-arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/mbox/"},{"id":78553,"url":"https://patchwork.plctlab.org/api/1.2/patches/78553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-03T13:44:04","name":"asan: csky floatformat_to_double uninitialised value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/mbox/"},{"id":78838,"url":"https://patchwork.plctlab.org/api/1.2/patches/78838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-04T03:49:07","name":"Use bfd_alloc memory for read_debugging_info storage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/mbox/"},{"id":78868,"url":"https://patchwork.plctlab.org/api/1.2/patches/78868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/","msgid":"<9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:15","name":"[1/8] x86: move fetch error handling into a helper function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/mbox/"},{"id":78869,"url":"https://patchwork.plctlab.org/api/1.2/patches/78869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/","msgid":"<39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:37","name":"[2/8] x86: change fetch error handling in top-level function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/mbox/"},{"id":78870,"url":"https://patchwork.plctlab.org/api/1.2/patches/78870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/","msgid":"<838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:59:17","name":"[3/8] x86: change fetch error handling in ckprefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/mbox/"},{"id":78871,"url":"https://patchwork.plctlab.org/api/1.2/patches/78871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T06:59:49","name":"[4/8] x86: change fetch error handling in get_valid_dis386()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/mbox/"},{"id":78872,"url":"https://patchwork.plctlab.org/api/1.2/patches/78872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/","msgid":"<3231104b-ffc0-e471-79be-f18e14c3264e@suse.com>","list_archive_url":null,"date":"2023-04-04T07:00:24","name":"[5/8] x86: change fetch error handling when processing operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/mbox/"},{"id":78873,"url":"https://patchwork.plctlab.org/api/1.2/patches/78873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T07:00:46","name":"[6/8] x86: change fetch error handling for get()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/mbox/"},{"id":78874,"url":"https://patchwork.plctlab.org/api/1.2/patches/78874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/","msgid":"<9375ae85-ac76-2081-547d-55803c97aadf@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:04","name":"[7/8] x86: drop use of setjmp() from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/mbox/"},{"id":78875,"url":"https://patchwork.plctlab.org/api/1.2/patches/78875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/","msgid":"<4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:31","name":"[8/8] x86: drop (explicit) BFD64 dependency from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/mbox/"},{"id":79194,"url":"https://patchwork.plctlab.org/api/1.2/patches/79194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-04-04T15:07:13","name":"bfd: add version check to makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":79999,"url":"https://patchwork.plctlab.org/api/1.2/patches/79999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:09","name":"objcopy write_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/mbox/"},{"id":80000,"url":"https://patchwork.plctlab.org/api/1.2/patches/80000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:37","name":"gas/write.c use better types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/mbox/"},{"id":80002,"url":"https://patchwork.plctlab.org/api/1.2/patches/80002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:24","name":"objdump -g on gcc COFF/PE files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/mbox/"},{"id":80003,"url":"https://patchwork.plctlab.org/api/1.2/patches/80003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:48","name":"objdump print_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/mbox/"},{"id":80108,"url":"https://patchwork.plctlab.org/api/1.2/patches/80108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/","msgid":"<20230406071732.2092853-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-06T07:17:32","name":"[v2] Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/mbox/"},{"id":80642,"url":"https://patchwork.plctlab.org/api/1.2/patches/80642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/","msgid":"<20230407032809.3763561-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-07T03:28:09","name":"x86: Add inval tests for AMX instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/mbox/"},{"id":80675,"url":"https://patchwork.plctlab.org/api/1.2/patches/80675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/","msgid":"<20230407073501.66953-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-04-07T07:35:01","name":"Add unclosed macros.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/mbox/"},{"id":81057,"url":"https://patchwork.plctlab.org/api/1.2/patches/81057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:24","name":"[1/3] libctf, tests: do not assume host and target have identical field offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/mbox/"},{"id":81059,"url":"https://patchwork.plctlab.org/api/1.2/patches/81059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:25","name":"[2/3] libctf: propagate errors from parents correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/mbox/"},{"id":81058,"url":"https://patchwork.plctlab.org/api/1.2/patches/81058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:26","name":"[3/3] libctf, link: fix CU-mapped links with CTF_LINK_EMPTY_CU_MAPPINGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/mbox/"},{"id":81328,"url":"https://patchwork.plctlab.org/api/1.2/patches/81328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/","msgid":"<745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org>","list_archive_url":null,"date":"2023-04-09T22:55:13","name":"bfd: optimize bfd_elf_hash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/mbox/"},{"id":81368,"url":"https://patchwork.plctlab.org/api/1.2/patches/81368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/","msgid":"<20230410065101.822124-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-10T06:51:01","name":"[v3] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/mbox/"},{"id":82223,"url":"https://patchwork.plctlab.org/api/1.2/patches/82223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:09","name":"Comment typo fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/mbox/"},{"id":82224,"url":"https://patchwork.plctlab.org/api/1.2/patches/82224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:44","name":"pe_ILF_object_p and bfd_check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/mbox/"},{"id":82225,"url":"https://patchwork.plctlab.org/api/1.2/patches/82225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:33:14","name":"Fail of x86_64 AMX-COMPLEX insns (Intel disassembly)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/mbox/"},{"id":82226,"url":"https://patchwork.plctlab.org/api/1.2/patches/82226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:34:08","name":"ubsan: dwarf2.c:2232:7: runtime error: index 16 out of bounds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/mbox/"},{"id":82246,"url":"https://patchwork.plctlab.org/api/1.2/patches/82246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T05:11:42","name":"PR30326, uninitialised value in objdump compare_relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/mbox/"},{"id":82545,"url":"https://patchwork.plctlab.org/api/1.2/patches/82545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/","msgid":"<20230412154444.1741657-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-12T15:44:44","name":"[committed] arc: remove faulty instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/mbox/"},{"id":82801,"url":"https://patchwork.plctlab.org/api/1.2/patches/82801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-13T05:40:30","name":"Preserve a few more bfd fields in check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/mbox/"},{"id":82831,"url":"https://patchwork.plctlab.org/api/1.2/patches/82831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/","msgid":"<20230413070544.1961068-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:05:44","name":"[committed] arc: Update GAS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/mbox/"},{"id":82839,"url":"https://patchwork.plctlab.org/api/1.2/patches/82839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/","msgid":"<20230413073144.1973667-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:31:44","name":"[committed] arc: Update ARC'\''s CFI tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/mbox/"},{"id":82843,"url":"https://patchwork.plctlab.org/api/1.2/patches/82843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/","msgid":"<20230413074914.354662-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-04-13T07:49:14","name":"ld: build libdep plugin only when shared library support is enabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/mbox/"},{"id":82854,"url":"https://patchwork.plctlab.org/api/1.2/patches/82854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/","msgid":"<20230413082502.2009382-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T08:25:02","name":"[committed] arc: Update ARC specific linker tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/mbox/"},{"id":82982,"url":"https://patchwork.plctlab.org/api/1.2/patches/82982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/","msgid":"<20230413133654.71247-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-04-13T13:36:54","name":"[RFC,v5] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/mbox/"},{"id":83244,"url":"https://patchwork.plctlab.org/api/1.2/patches/83244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/","msgid":"<20230414061935.1252692-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-14T06:19:35","name":"Symbols with GOT relocatios do not fix adjustbale","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/mbox/"},{"id":83259,"url":"https://patchwork.plctlab.org/api/1.2/patches/83259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/","msgid":"<20230414072046.1639896-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-14T07:20:46","name":"[v3] MIPS: the default output fellows triple","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/mbox/"},{"id":83780,"url":"https://patchwork.plctlab.org/api/1.2/patches/83780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416005921.3061576-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T00:59:21","name":"[Review,is,neded] gprofng: Update documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":83922,"url":"https://patchwork.plctlab.org/api/1.2/patches/83922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/","msgid":"","list_archive_url":null,"date":"2023-04-16T19:47:11","name":"[gas,documentation] Describe handling of opcodes for relaxation a bit better","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/mbox/"},{"id":83932,"url":"https://patchwork.plctlab.org/api/1.2/patches/83932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416210122.3363899-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T21:01:22","name":"[Review,is,neded] gprofng: 30360 Seg. Fault when application uses std::thread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":84106,"url":"https://patchwork.plctlab.org/api/1.2/patches/84106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/","msgid":"<20230417095443.73581-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-17T09:54:43","name":"RISC-V: Optimize relaxation of gp with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/mbox/"},{"id":84192,"url":"https://patchwork.plctlab.org/api/1.2/patches/84192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/","msgid":"<20230417121633.68761-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-04-17T12:16:33","name":"RISC-V: Cache the latest mapping symbol and its boundary.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/mbox/"},{"id":84514,"url":"https://patchwork.plctlab.org/api/1.2/patches/84514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:05","name":"objdump buffer overflow in fetch_indexed_string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/mbox/"},{"id":84515,"url":"https://patchwork.plctlab.org/api/1.2/patches/84515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:51","name":"objdump use of uninitialised value in pr_string_field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/mbox/"},{"id":84879,"url":"https://patchwork.plctlab.org/api/1.2/patches/84879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:18","name":"[v4,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/mbox/"},{"id":84880,"url":"https://patchwork.plctlab.org/api/1.2/patches/84880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:19","name":"[v4,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/mbox/"},{"id":84915,"url":"https://patchwork.plctlab.org/api/1.2/patches/84915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-18T15:12:12","name":"section-select: Fix performance problem (PR30367)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/mbox/"},{"id":85574,"url":"https://patchwork.plctlab.org/api/1.2/patches/85574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:20","name":"[COMMITTED,1/6] gas: sframe: use ATTRIBUTE_UNUSED consistently","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/mbox/"},{"id":85578,"url":"https://patchwork.plctlab.org/api/1.2/patches/85578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:21","name":"[COMMITTED,2/6] gas: sframe: fix comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/mbox/"},{"id":85575,"url":"https://patchwork.plctlab.org/api/1.2/patches/85575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:22","name":"[COMMITTED,3/6] libsframe: use return type of bool for predicate functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/mbox/"},{"id":85577,"url":"https://patchwork.plctlab.org/api/1.2/patches/85577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:23","name":"[COMMITTED,4/6] sframe: correct some typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/mbox/"},{"id":85576,"url":"https://patchwork.plctlab.org/api/1.2/patches/85576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:24","name":"[COMMITTED,5/6] libsframe: use consistent function argument names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/mbox/"},{"id":85579,"url":"https://patchwork.plctlab.org/api/1.2/patches/85579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:25","name":"[COMMITTED,6/6] libsframe: minor formatting fixes in sframe_encoder_write_fre","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/mbox/"},{"id":85638,"url":"https://patchwork.plctlab.org/api/1.2/patches/85638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:05:15","name":"buffer overflow in print_symname","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/mbox/"},{"id":85639,"url":"https://patchwork.plctlab.org/api/1.2/patches/85639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:07:34","name":"Yet another out-of-memory fuzzed object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/mbox/"},{"id":85640,"url":"https://patchwork.plctlab.org/api/1.2/patches/85640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:08:12","name":"ubsan: signed integer overflow in display_debug_lines_raw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/mbox/"},{"id":85641,"url":"https://patchwork.plctlab.org/api/1.2/patches/85641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:10:02","name":"PR30343 infrastructure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/mbox/"},{"id":85642,"url":"https://patchwork.plctlab.org/api/1.2/patches/85642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:11:16","name":"sh4-linux segfaults running ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/mbox/"},{"id":85912,"url":"https://patchwork.plctlab.org/api/1.2/patches/85912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:01","name":"[v5,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/mbox/"},{"id":85913,"url":"https://patchwork.plctlab.org/api/1.2/patches/85913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:02","name":"[v5,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/mbox/"},{"id":86103,"url":"https://patchwork.plctlab.org/api/1.2/patches/86103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:38:55","name":"Delete struct artdata archive_head","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/mbox/"},{"id":86104,"url":"https://patchwork.plctlab.org/api/1.2/patches/86104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:49:25","name":"Keeping track of rs6000-coff archive element pointers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/mbox/"},{"id":86139,"url":"https://patchwork.plctlab.org/api/1.2/patches/86139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/","msgid":"<72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com>","list_archive_url":null,"date":"2023-04-21T05:53:28","name":"ld: add missing period after @xref","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/mbox/"},{"id":86171,"url":"https://patchwork.plctlab.org/api/1.2/patches/86171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/","msgid":"<20230421082839.41542-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:38","name":"[1/2] RISC-V: Relax R_RISCV_[PCREL_]LO12_I/S to R_RISCV_GPREL_I/S for undefined weak.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/mbox/"},{"id":86170,"url":"https://patchwork.plctlab.org/api/1.2/patches/86170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/","msgid":"<20230421082839.41542-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:39","name":"[2/2] RISC-V: Enable x0 base relaxation for relax_pc even if --no-relax-gp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/mbox/"},{"id":86203,"url":"https://patchwork.plctlab.org/api/1.2/patches/86203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/","msgid":"<20230421094346.3017667-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-21T09:43:46","name":"LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/mbox/"},{"id":86214,"url":"https://patchwork.plctlab.org/api/1.2/patches/86214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-21T10:05:16","name":"bfd: fix STRICT_PE_FORMAT build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/mbox/"},{"id":86221,"url":"https://patchwork.plctlab.org/api/1.2/patches/86221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/","msgid":"<0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:23","name":"[1/2] x86: rework AMX multiplication insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/mbox/"},{"id":86222,"url":"https://patchwork.plctlab.org/api/1.2/patches/86222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/","msgid":"<657c81bd-2182-c663-04a4-c5e6962531ea@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:59","name":"[2/2] x86: rework AMX control insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/mbox/"},{"id":86240,"url":"https://patchwork.plctlab.org/api/1.2/patches/86240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/","msgid":"<335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com>","list_archive_url":null,"date":"2023-04-21T10:26:15","name":"gas: move shift count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/mbox/"},{"id":86274,"url":"https://patchwork.plctlab.org/api/1.2/patches/86274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/","msgid":"<4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com>","list_archive_url":null,"date":"2023-04-21T12:17:54","name":"gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/mbox/"},{"id":86301,"url":"https://patchwork.plctlab.org/api/1.2/patches/86301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/","msgid":"<20230421130802.2964785-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-04-21T13:08:02","name":"Fix -Wmaybe-uninitialized warning in opcodes/i386-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/mbox/"},{"id":86651,"url":"https://patchwork.plctlab.org/api/1.2/patches/86651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/","msgid":"<20230423015546.2664272-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-23T01:55:46","name":"[v1] LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/mbox/"},{"id":86786,"url":"https://patchwork.plctlab.org/api/1.2/patches/86786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/","msgid":"<20230423173021.582102-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-04-23T17:30:21","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/mbox/"},{"id":86885,"url":"https://patchwork.plctlab.org/api/1.2/patches/86885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:34:27","name":"[1/3] x86: work around compiler diagnosing dangling pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/mbox/"},{"id":86886,"url":"https://patchwork.plctlab.org/api/1.2/patches/86886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:05","name":"[2/3] x86: limit data passed to prefix_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/mbox/"},{"id":86887,"url":"https://patchwork.plctlab.org/api/1.2/patches/86887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:28","name":"[3/3] x86: limit data passed to i386_dis_printf()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/mbox/"},{"id":86999,"url":"https://patchwork.plctlab.org/api/1.2/patches/86999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:31:52","name":"objcopy of archives tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/mbox/"},{"id":87000,"url":"https://patchwork.plctlab.org/api/1.2/patches/87000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:32:50","name":"asan: segfault in coff_mangle_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/mbox/"},{"id":87259,"url":"https://patchwork.plctlab.org/api/1.2/patches/87259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/","msgid":"<20230425065626.3587754-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-25T06:56:26","name":"MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/mbox/"},{"id":87491,"url":"https://patchwork.plctlab.org/api/1.2/patches/87491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-25T16:48:11","name":"optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/mbox/"},{"id":87591,"url":"https://patchwork.plctlab.org/api/1.2/patches/87591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:33:38","name":"Avoid another -Werror=dangling-pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/mbox/"},{"id":87592,"url":"https://patchwork.plctlab.org/api/1.2/patches/87592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:35:10","name":"binutils runtest $CC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/mbox/"},{"id":87598,"url":"https://patchwork.plctlab.org/api/1.2/patches/87598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T04:39:46","name":"i386-dis.c UB shift and other tidies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/mbox/"},{"id":87791,"url":"https://patchwork.plctlab.org/api/1.2/patches/87791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:39","name":"[v2,1/2] MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/mbox/"},{"id":87792,"url":"https://patchwork.plctlab.org/api/1.2/patches/87792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:40","name":"[v2,2/2] MIPS: sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/mbox/"},{"id":87865,"url":"https://patchwork.plctlab.org/api/1.2/patches/87865/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/","msgid":"<5aebce50-8b8a-26ee-b452-d9164668c145@suse.com>","list_archive_url":null,"date":"2023-04-26T13:15:38","name":"x86/Intel: reduce ELF/PE conditional scope in x86_cons()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/mbox/"},{"id":87876,"url":"https://patchwork.plctlab.org/api/1.2/patches/87876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-26T14:16:55","name":"Fix PR30358, performance with --sort-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/mbox/"},{"id":87921,"url":"https://patchwork.plctlab.org/api/1.2/patches/87921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:21","name":"[COMMITTED,1/3] gas: support for the BPF pseudo-c assembly syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/mbox/"},{"id":87924,"url":"https://patchwork.plctlab.org/api/1.2/patches/87924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:22","name":"[COMMITTED,2/3] gas: BPF pseudo-c syntax tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/mbox/"},{"id":87922,"url":"https://patchwork.plctlab.org/api/1.2/patches/87922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:23","name":"[COMMITTED,3/3] gas: documentation for the BPF pseudo-c asm syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/mbox/"},{"id":87976,"url":"https://patchwork.plctlab.org/api/1.2/patches/87976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/","msgid":"<9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com>","list_archive_url":null,"date":"2023-04-26T20:28:40","name":"[committed] RISC-V: XVentanaCondops support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/mbox/"},{"id":88220,"url":"https://patchwork.plctlab.org/api/1.2/patches/88220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/","msgid":"<87354lr0sz.fsf@redhat.com>","list_archive_url":null,"date":"2023-04-27T12:01:48","name":"Commit: ld: Add ability to print hex values in the linker map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/mbox/"},{"id":88258,"url":"https://patchwork.plctlab.org/api/1.2/patches/88258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/","msgid":"<20230427125607.362035-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-04-27T12:56:07","name":"gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/mbox/"},{"id":88359,"url":"https://patchwork.plctlab.org/api/1.2/patches/88359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T18:24:48","name":"make coff_compute_checksum faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/mbox/"},{"id":88408,"url":"https://patchwork.plctlab.org/api/1.2/patches/88408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T23:35:20","name":"make ar faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/mbox/"},{"id":88459,"url":"https://patchwork.plctlab.org/api/1.2/patches/88459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:14:51","name":"Make bfd_byte an int8_t, flagword a uint32_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/mbox/"},{"id":88460,"url":"https://patchwork.plctlab.org/api/1.2/patches/88460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:15:20","name":"Remove deprecated bfd_read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/mbox/"},{"id":88639,"url":"https://patchwork.plctlab.org/api/1.2/patches/88639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-28T12:57:30","name":"RISC-V: tighten post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/mbox/"},{"id":88872,"url":"https://patchwork.plctlab.org/api/1.2/patches/88872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-29T11:19:26","name":"add section caches to coff_data_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/mbox/"},{"id":88907,"url":"https://patchwork.plctlab.org/api/1.2/patches/88907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/","msgid":"<541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de>","list_archive_url":null,"date":"2023-04-30T10:16:23","name":"[gas,documentation] Some additional testsuite info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/mbox/"},{"id":22,"url":"https://patchwork.plctlab.org/api/1.2/bundles/22/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-05","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":89293,"url":"https://patchwork.plctlab.org/api/1.2/patches/89293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/","msgid":"<3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com>","list_archive_url":null,"date":"2023-05-02T09:04:28","name":"[v2] gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/mbox/"},{"id":89429,"url":"https://patchwork.plctlab.org/api/1.2/patches/89429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/","msgid":"<3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com>","list_archive_url":null,"date":"2023-05-02T17:19:14","name":"[RFC] Linker plugin - extend API for offloading corner case (aka: LDPT_REGISTER_CLAIM_FILE_HOOK_V2 linker plugin hook [GCC PR109128])","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/mbox/"},{"id":89523,"url":"https://patchwork.plctlab.org/api/1.2/patches/89523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T00:00:08","name":"_bfd_mips_elf_lo16_reloc vallo comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/mbox/"},{"id":89569,"url":"https://patchwork.plctlab.org/api/1.2/patches/89569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:11","name":"Change signature of bfd crc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/mbox/"},{"id":89570,"url":"https://patchwork.plctlab.org/api/1.2/patches/89570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:42","name":"libbfc.c: Use stdint types for unsigned char and unsigned long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/mbox/"},{"id":89571,"url":"https://patchwork.plctlab.org/api/1.2/patches/89571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:09","name":"hash.c: replace some unsigned long with unsigned int","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/mbox/"},{"id":89572,"url":"https://patchwork.plctlab.org/api/1.2/patches/89572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:48","name":"Move bfd_elf_bfd_from_remote_memory to opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/mbox/"},{"id":89573,"url":"https://patchwork.plctlab.org/api/1.2/patches/89573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:03:18","name":"Move bfd_alloc, bfd_zalloc and bfd_release to libbfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/mbox/"},{"id":89574,"url":"https://patchwork.plctlab.org/api/1.2/patches/89574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:04:49","name":"Generated docs and include files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/mbox/"},{"id":89577,"url":"https://patchwork.plctlab.org/api/1.2/patches/89577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:34:48","name":"Remove unused args from bfd_make_debug_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/mbox/"},{"id":89732,"url":"https://patchwork.plctlab.org/api/1.2/patches/89732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/","msgid":"<20230503120210.564966-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-05-03T12:02:10","name":"[v2] gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/mbox/"},{"id":89794,"url":"https://patchwork.plctlab.org/api/1.2/patches/89794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/","msgid":"<20230503171124.6710-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-05-03T17:11:24","name":"ld: pru: Place exception-handling sections correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/mbox/"},{"id":89976,"url":"https://patchwork.plctlab.org/api/1.2/patches/89976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/","msgid":"<20230504081452.50748-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T08:14:52","name":"RISC-V: Minor improvements for dis-assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/mbox/"},{"id":90003,"url":"https://patchwork.plctlab.org/api/1.2/patches/90003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/","msgid":"<20230504090850.91004-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T09:08:50","name":"[PR,ld/22263,PR,ld/25694] RISC-V: Avoid dynamic TLS relocs in PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/mbox/"},{"id":90380,"url":"https://patchwork.plctlab.org/api/1.2/patches/90380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/","msgid":"<20230505092316.1046472-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-05T09:23:16","name":"[v5] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":90383,"url":"https://patchwork.plctlab.org/api/1.2/patches/90383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/","msgid":"<20230505092716.885338-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-05T09:27:16","name":"gas: documents .gnu_attribute Tag_GNU_MIPS_ABI_MSA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/mbox/"},{"id":90408,"url":"https://patchwork.plctlab.org/api/1.2/patches/90408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T11:10:21","name":"x86: slightly simplify i386_parse_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/mbox/"},{"id":90410,"url":"https://patchwork.plctlab.org/api/1.2/patches/90410/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/","msgid":"<52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com>","list_archive_url":null,"date":"2023-05-05T11:12:44","name":"[1/2] x86: move get() disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/mbox/"},{"id":90411,"url":"https://patchwork.plctlab.org/api/1.2/patches/90411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/","msgid":"<666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com>","list_archive_url":null,"date":"2023-05-05T11:13:10","name":"[2/2] x86: move a few more disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/mbox/"},{"id":90430,"url":"https://patchwork.plctlab.org/api/1.2/patches/90430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/","msgid":"<4735d366-fe31-0092-2edc-d166184b8567@suse.com>","list_archive_url":null,"date":"2023-05-05T12:51:05","name":"[1/2] x86: don'\''t recognize quoted symbol names as registers or operators","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/mbox/"},{"id":90431,"url":"https://patchwork.plctlab.org/api/1.2/patches/90431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/","msgid":"<9d0f914a-5668-a09b-5993-16a2270cf059@suse.com>","list_archive_url":null,"date":"2023-05-05T12:52:02","name":"[2/2] x86/Intel: address quoted-symbol related FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/mbox/"},{"id":90432,"url":"https://patchwork.plctlab.org/api/1.2/patches/90432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/","msgid":"<168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:10","name":"[1/4] x86: tighten extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/mbox/"},{"id":90434,"url":"https://patchwork.plctlab.org/api/1.2/patches/90434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/","msgid":"<905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:57","name":"[2/4] gas: maintain O_constant signedness in more cases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/mbox/"},{"id":90435,"url":"https://patchwork.plctlab.org/api/1.2/patches/90435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T13:03:57","name":"[3/4] gas: invoke md_optimize_expr() also for unary expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/mbox/"},{"id":90436,"url":"https://patchwork.plctlab.org/api/1.2/patches/90436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/","msgid":"<4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com>","list_archive_url":null,"date":"2023-05-05T13:04:37","name":"[4/4] x86: further adjust extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/mbox/"},{"id":90707,"url":"https://patchwork.plctlab.org/api/1.2/patches/90707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/","msgid":"<20230506083718.3669965-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-06T08:37:18","name":"MIPS: gas: alter 64 or 32 for r6 triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/mbox/"},{"id":90756,"url":"https://patchwork.plctlab.org/api/1.2/patches/90756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-06T13:11:56","name":"Fix a typo in the README of binutils","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":90933,"url":"https://patchwork.plctlab.org/api/1.2/patches/90933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:34:37","name":"PR30343, LTO ignores linker reference to _pei386_runtime_relocator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/mbox/"},{"id":90934,"url":"https://patchwork.plctlab.org/api/1.2/patches/90934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:35:13","name":"pe.em and pep.em make_import_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/mbox/"},{"id":91322,"url":"https://patchwork.plctlab.org/api/1.2/patches/91322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/","msgid":"<20230509003247.24156-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:46","name":"[1/2] pdb: Allow loading by gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/mbox/"},{"id":91323,"url":"https://patchwork.plctlab.org/api/1.2/patches/91323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/","msgid":"<20230509003247.24156-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:47","name":"[2/2] gdb: Allow reading of enum definitions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/mbox/"},{"id":91360,"url":"https://patchwork.plctlab.org/api/1.2/patches/91360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T03:56:43","name":"alpha-vms reloc sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/mbox/"},{"id":91405,"url":"https://patchwork.plctlab.org/api/1.2/patches/91405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T07:48:58","name":"stack overflow in debug_write_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/mbox/"},{"id":92148,"url":"https://patchwork.plctlab.org/api/1.2/patches/92148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-05-10T14:04:27","name":"PR30437 aarch64: make RELA relocs idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/mbox/"},{"id":92153,"url":"https://patchwork.plctlab.org/api/1.2/patches/92153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-2-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:27","name":"[v6,1/3] BFD changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92154,"url":"https://patchwork.plctlab.org/api/1.2/patches/92154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-3-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:28","name":"[v6,2/3] Opcodes changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92152,"url":"https://patchwork.plctlab.org/api/1.2/patches/92152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-4-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:29","name":"[v6,3/3] Readelf for nanoMIPS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92359,"url":"https://patchwork.plctlab.org/api/1.2/patches/92359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/","msgid":"<243D0799-E3D0-4938-A438-DD8725593F67@free.fr>","list_archive_url":null,"date":"2023-05-11T05:28:58","name":"pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/mbox/"},{"id":92467,"url":"https://patchwork.plctlab.org/api/1.2/patches/92467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/","msgid":"<20230511100354.3995358-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-11T10:03:54","name":"LoongArch: Fix PLT entry generate bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/mbox/"},{"id":92629,"url":"https://patchwork.plctlab.org/api/1.2/patches/92629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:48","name":"[1/4] opcodes: use CGEN_INSN_LGUINT for base instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/mbox/"},{"id":92630,"url":"https://patchwork.plctlab.org/api/1.2/patches/92630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:49","name":"[2/4] cpu: add V3 BPF atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/mbox/"},{"id":92634,"url":"https://patchwork.plctlab.org/api/1.2/patches/92634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-4-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:50","name":"[3/4] gas: add tests for BPF V3 atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/mbox/"},{"id":92637,"url":"https://patchwork.plctlab.org/api/1.2/patches/92637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-5-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:51","name":"[4/4] gas: document V3 BPF atomic instructions in the GAS manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/mbox/"},{"id":92848,"url":"https://patchwork.plctlab.org/api/1.2/patches/92848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/","msgid":"<20230511210232.1491265-1-goldstein.w.n@gmail.com>","list_archive_url":null,"date":"2023-05-11T21:02:32","name":"[v1] gold: Make '\''--section-ordering-file'\'' also specifiable in env variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/mbox/"},{"id":92935,"url":"https://patchwork.plctlab.org/api/1.2/patches/92935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/","msgid":"","list_archive_url":null,"date":"2023-05-12T03:44:43","name":"[RFC] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/mbox/"},{"id":92974,"url":"https://patchwork.plctlab.org/api/1.2/patches/92974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:17","name":"[1/4] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/mbox/"},{"id":92976,"url":"https://patchwork.plctlab.org/api/1.2/patches/92976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:18","name":"[2/4] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/mbox/"},{"id":92978,"url":"https://patchwork.plctlab.org/api/1.2/patches/92978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:19","name":"[3/4] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/mbox/"},{"id":92975,"url":"https://patchwork.plctlab.org/api/1.2/patches/92975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:20","name":"[4/4] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/mbox/"},{"id":93018,"url":"https://patchwork.plctlab.org/api/1.2/patches/93018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/","msgid":"<20230512091558.83523-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-12T09:15:58","name":"RISC-V: PR27566, consider ELF_MAXPAGESIZE/COMMONPAGESIZE for gp relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/mbox/"},{"id":93504,"url":"https://patchwork.plctlab.org/api/1.2/patches/93504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:13:50","name":"PR28902, -T script with INSERT ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/mbox/"},{"id":93505,"url":"https://patchwork.plctlab.org/api/1.2/patches/93505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:18:01","name":"PR28955 mips gas segfault","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/mbox/"},{"id":93544,"url":"https://patchwork.plctlab.org/api/1.2/patches/93544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230513172938.2831329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-13T17:29:38","name":"[Review,is,neded] gprofng: include a new function in the right place","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":93971,"url":"https://patchwork.plctlab.org/api/1.2/patches/93971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-15T08:50:27","name":"Decorated symbols in import libs (BUG 30421)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/mbox/"},{"id":94420,"url":"https://patchwork.plctlab.org/api/1.2/patches/94420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:22","name":"[v2,1/5] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/mbox/"},{"id":94421,"url":"https://patchwork.plctlab.org/api/1.2/patches/94421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:23","name":"[v2,2/5] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/mbox/"},{"id":94425,"url":"https://patchwork.plctlab.org/api/1.2/patches/94425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:24","name":"[v2,3/5] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/mbox/"},{"id":94423,"url":"https://patchwork.plctlab.org/api/1.2/patches/94423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:25","name":"[v2,4/5] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/mbox/"},{"id":94424,"url":"https://patchwork.plctlab.org/api/1.2/patches/94424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:26","name":"[v2,5/5] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/mbox/"},{"id":94985,"url":"https://patchwork.plctlab.org/api/1.2/patches/94985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-16T23:54:01","name":"gcc-4.5 build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/mbox/"},{"id":94992,"url":"https://patchwork.plctlab.org/api/1.2/patches/94992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T00:52:55","name":"PR29189, dlltool delaylibs corrupt float/double arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/mbox/"},{"id":94997,"url":"https://patchwork.plctlab.org/api/1.2/patches/94997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T01:51:15","name":"PR29961, plugin-api.h: \"Could not detect architecture endianess\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/mbox/"},{"id":95160,"url":"https://patchwork.plctlab.org/api/1.2/patches/95160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/","msgid":"<61663a6c-a5a4-812a-1110-06e0122aabba@suse.com>","list_archive_url":null,"date":"2023-05-17T11:00:04","name":"x86: permit all relational operators in insn operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/mbox/"},{"id":95625,"url":"https://patchwork.plctlab.org/api/1.2/patches/95625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-18T02:52:47","name":"PR11601, Solaris assembler compatibility doesn'\''t work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/mbox/"},{"id":95637,"url":"https://patchwork.plctlab.org/api/1.2/patches/95637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/","msgid":"<20230518034102.1747564-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-18T03:41:02","name":"Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/mbox/"},{"id":95667,"url":"https://patchwork.plctlab.org/api/1.2/patches/95667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:24","name":"[COMMITTED] libsframe: testsuite: add new tests for sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/mbox/"},{"id":95668,"url":"https://patchwork.plctlab.org/api/1.2/patches/95668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:25","name":"[COMMITTED] libsframe: testsuite: add tests for sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/mbox/"},{"id":95674,"url":"https://patchwork.plctlab.org/api/1.2/patches/95674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/","msgid":"<20230518065950.6166-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-18T06:59:50","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/mbox/"},{"id":95717,"url":"https://patchwork.plctlab.org/api/1.2/patches/95717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/","msgid":"<20230518085739.2195035-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-05-18T08:57:50","name":"Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/mbox/"},{"id":95721,"url":"https://patchwork.plctlab.org/api/1.2/patches/95721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/","msgid":"<20230518092246.2450-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-18T09:22:46","name":"RISC-V: Support subtraction of .uleb128.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/mbox/"},{"id":96167,"url":"https://patchwork.plctlab.org/api/1.2/patches/96167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/","msgid":"<20230519021448.30120-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-19T02:14:48","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/mbox/"},{"id":96176,"url":"https://patchwork.plctlab.org/api/1.2/patches/96176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-2-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:32","name":"[RFC,1/4] RISC-V : Remove checking when -march=rv64XX and -mabi=ilp32X","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/mbox/"},{"id":96178,"url":"https://patchwork.plctlab.org/api/1.2/patches/96178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-3-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:33","name":"[RFC,2/4] RISC-V : Add support for rv64 arch using ilp32 abi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/mbox/"},{"id":96177,"url":"https://patchwork.plctlab.org/api/1.2/patches/96177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-4-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:34","name":"[RFC,3/4] RISC-V : Add rv64 ilp32 support in disassemble","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/mbox/"},{"id":96180,"url":"https://patchwork.plctlab.org/api/1.2/patches/96180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-5-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:35","name":"[RFC,4/4] gdb/riscv : Add rv64 ilp32 support in gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/mbox/"},{"id":96420,"url":"https://patchwork.plctlab.org/api/1.2/patches/96420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/","msgid":"<54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com>","list_archive_url":null,"date":"2023-05-19T13:24:05","name":"ld: drop stray blank from ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/mbox/"},{"id":96421,"url":"https://patchwork.plctlab.org/api/1.2/patches/96421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:30:57","name":"[1/2] x86: de-duplicate operand_special_chars[] wrt extra_symbol_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/mbox/"},{"id":96422,"url":"https://patchwork.plctlab.org/api/1.2/patches/96422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/","msgid":"<83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com>","list_archive_url":null,"date":"2023-05-19T13:31:28","name":"[2/2] x86: figure braces aren'\''t really part of mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/mbox/"},{"id":96432,"url":"https://patchwork.plctlab.org/api/1.2/patches/96432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/","msgid":"<4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com>","list_archive_url":null,"date":"2023-05-19T13:51:24","name":"[1/4] x86: split gas testsuite .exp file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/mbox/"},{"id":96433,"url":"https://patchwork.plctlab.org/api/1.2/patches/96433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:51:57","name":"[2/4] x86-64: conditionalize tests using --32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/mbox/"},{"id":96434,"url":"https://patchwork.plctlab.org/api/1.2/patches/96434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/","msgid":"<778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com>","list_archive_url":null,"date":"2023-05-19T13:52:18","name":"[3/4] x86-64: improve gas diagnostic when no 32-bit target is configured","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/mbox/"},{"id":96435,"url":"https://patchwork.plctlab.org/api/1.2/patches/96435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:52:57","name":"[4/4] iamcu: suppress tests which can'\''t possibly work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/mbox/"},{"id":96442,"url":"https://patchwork.plctlab.org/api/1.2/patches/96442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/","msgid":"<2274d914-c77f-37e7-5589-870a647e24a0@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:31","name":"[1/3] x86: use fixed-width type for codep and friends","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/mbox/"},{"id":96443,"url":"https://patchwork.plctlab.org/api/1.2/patches/96443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/","msgid":"<65393035-8006-1a66-deae-70a88ed29077@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:57","name":"[2/3] x86: disassembling over-long insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/mbox/"},{"id":96444,"url":"https://patchwork.plctlab.org/api/1.2/patches/96444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/","msgid":"<51d38635-479f-831f-e678-3da1a1c9acae@suse.com>","list_archive_url":null,"date":"2023-05-19T14:07:25","name":"[3/3] x86: convert two pointers to (indexing) integers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/mbox/"},{"id":96697,"url":"https://patchwork.plctlab.org/api/1.2/patches/96697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:16:59","name":"tic54x set_arch_mach","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/mbox/"},{"id":96698,"url":"https://patchwork.plctlab.org/api/1.2/patches/96698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:18:29","name":"coffcode.h handle_COMDAT tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/mbox/"},{"id":96762,"url":"https://patchwork.plctlab.org/api/1.2/patches/96762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T11:44:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/mbox/"},{"id":96951,"url":"https://patchwork.plctlab.org/api/1.2/patches/96951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:36","name":"[v4,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/mbox/"},{"id":96954,"url":"https://patchwork.plctlab.org/api/1.2/patches/96954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:37","name":"[v4,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/mbox/"},{"id":96952,"url":"https://patchwork.plctlab.org/api/1.2/patches/96952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:38","name":"[v4,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/mbox/"},{"id":96955,"url":"https://patchwork.plctlab.org/api/1.2/patches/96955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:39","name":"[v4,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/mbox/"},{"id":96956,"url":"https://patchwork.plctlab.org/api/1.2/patches/96956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:40","name":"[v4,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/mbox/"},{"id":96957,"url":"https://patchwork.plctlab.org/api/1.2/patches/96957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:41","name":"[v4,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/mbox/"},{"id":97053,"url":"https://patchwork.plctlab.org/api/1.2/patches/97053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/","msgid":"<20230522060030.100976-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:00:30","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/mbox/"},{"id":97056,"url":"https://patchwork.plctlab.org/api/1.2/patches/97056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/","msgid":"<20230522060726.101037-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:07:26","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/mbox/"},{"id":97175,"url":"https://patchwork.plctlab.org/api/1.2/patches/97175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-22T08:38:45","name":"PowerPC64 report number of stub iterations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/mbox/"},{"id":97480,"url":"https://patchwork.plctlab.org/api/1.2/patches/97480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/","msgid":"<20230522142036.199490-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T14:20:36","name":"[v3] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/mbox/"},{"id":97571,"url":"https://patchwork.plctlab.org/api/1.2/patches/97571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/","msgid":"","list_archive_url":null,"date":"2023-05-22T19:48:22","name":"[v2] pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/mbox/"},{"id":99104,"url":"https://patchwork.plctlab.org/api/1.2/patches/99104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/","msgid":"<871qj41iw5.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-25T16:21:46","name":"RFC: Objdump: Dumping PE specific headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/mbox/"},{"id":99146,"url":"https://patchwork.plctlab.org/api/1.2/patches/99146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/","msgid":"<87y1lcxpj0.fsf@igel.home>","list_archive_url":null,"date":"2023-05-25T17:57:23","name":"Remove duplicate definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/mbox/"},{"id":99271,"url":"https://patchwork.plctlab.org/api/1.2/patches/99271/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-26T03:12:14","name":"PR22263 ld test, riscv fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/mbox/"},{"id":99314,"url":"https://patchwork.plctlab.org/api/1.2/patches/99314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:29","name":"[COMMITTED] libsframe: use uint8_t data type for FRE info related stubs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/mbox/"},{"id":99315,"url":"https://patchwork.plctlab.org/api/1.2/patches/99315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:30","name":"[COMMITTED] libsframe: use const char * consistently for immutable FRE buffers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/mbox/"},{"id":99316,"url":"https://patchwork.plctlab.org/api/1.2/patches/99316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:31","name":"[COMMITTED] libsframe: revisit sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/mbox/"},{"id":99317,"url":"https://patchwork.plctlab.org/api/1.2/patches/99317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:32","name":"[COMMITTED] sframe/doc: minor improvements for readability","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/mbox/"},{"id":99387,"url":"https://patchwork.plctlab.org/api/1.2/patches/99387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:28","name":"[v5,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/mbox/"},{"id":99397,"url":"https://patchwork.plctlab.org/api/1.2/patches/99397/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:29","name":"[v5,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/mbox/"},{"id":99391,"url":"https://patchwork.plctlab.org/api/1.2/patches/99391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:30","name":"[v5,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/mbox/"},{"id":99393,"url":"https://patchwork.plctlab.org/api/1.2/patches/99393/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:31","name":"[v5,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/mbox/"},{"id":99385,"url":"https://patchwork.plctlab.org/api/1.2/patches/99385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:32","name":"[v5,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/mbox/"},{"id":99370,"url":"https://patchwork.plctlab.org/api/1.2/patches/99370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:33","name":"[v5,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/mbox/"},{"id":99406,"url":"https://patchwork.plctlab.org/api/1.2/patches/99406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/","msgid":"<20230526082648.1503574-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-05-26T08:26:48","name":"x86: Add Evw to emit w suffix for several instrctions for word ptr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/mbox/"},{"id":99429,"url":"https://patchwork.plctlab.org/api/1.2/patches/99429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/","msgid":"<20230526101358.787593-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-26T10:13:58","name":"Enable x86-64-fred-intel and x86-64-lkgs-intel test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/mbox/"},{"id":99644,"url":"https://patchwork.plctlab.org/api/1.2/patches/99644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195407.2663991-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:54:07","name":"gprofng: 29470 The test suite should be made more flexible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99645,"url":"https://patchwork.plctlab.org/api/1.2/patches/99645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195518.2664720-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:55:18","name":"gprofng: Fix -Wsign-compare warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99734,"url":"https://patchwork.plctlab.org/api/1.2/patches/99734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/","msgid":"<20230527013620.65127-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-27T01:36:20","name":"[PR,ld/22263] RISC-V: Avoid spurious R_RISCV_NONE for pr22263-1 test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/mbox/"},{"id":100526,"url":"https://patchwork.plctlab.org/api/1.2/patches/100526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:16","name":"Regen binutils POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/mbox/"},{"id":100527,"url":"https://patchwork.plctlab.org/api/1.2/patches/100527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:55","name":"Delete include/aout/encap.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/mbox/"},{"id":100529,"url":"https://patchwork.plctlab.org/api/1.2/patches/100529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:23","name":"Don'\''t define COFF_MAGIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/mbox/"},{"id":100528,"url":"https://patchwork.plctlab.org/api/1.2/patches/100528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:59","name":"Define IMAGE_FILE_MACHINE_ARMNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/mbox/"},{"id":100530,"url":"https://patchwork.plctlab.org/api/1.2/patches/100530/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:23:54","name":"arm-pe objdump -P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/mbox/"},{"id":101020,"url":"https://patchwork.plctlab.org/api/1.2/patches/101020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:47","name":"[1/6] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/mbox/"},{"id":101025,"url":"https://patchwork.plctlab.org/api/1.2/patches/101025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:48","name":"[2/6] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/mbox/"},{"id":101028,"url":"https://patchwork.plctlab.org/api/1.2/patches/101028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:49","name":"[3/6] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/mbox/"},{"id":101022,"url":"https://patchwork.plctlab.org/api/1.2/patches/101022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:50","name":"[4/6] binutils: Add a --strip-sections test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/mbox/"},{"id":101027,"url":"https://patchwork.plctlab.org/api/1.2/patches/101027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:51","name":"[5/6] ld: Add tests for -z nosectionheader and --strip-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/mbox/"},{"id":101021,"url":"https://patchwork.plctlab.org/api/1.2/patches/101021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:52","name":"[6/6] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/mbox/"},{"id":101296,"url":"https://patchwork.plctlab.org/api/1.2/patches/101296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/","msgid":"<87a5xkua9s.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-31T09:21:03","name":"Commit: elfxx-loongarch64.c: Fix printf formatting issues.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/mbox/"},{"id":23,"url":"https://patchwork.plctlab.org/api/1.2/bundles/23/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-06","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":101537,"url":"https://patchwork.plctlab.org/api/1.2/patches/101537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/","msgid":"<20230531162856.48916-1-gianluca@rivosinc.com>","list_archive_url":null,"date":"2023-05-31T16:28:56","name":"[RFC,v2] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/mbox/"},{"id":101579,"url":"https://patchwork.plctlab.org/api/1.2/patches/101579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:11","name":"[v2,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/mbox/"},{"id":101576,"url":"https://patchwork.plctlab.org/api/1.2/patches/101576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:12","name":"[v2,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/mbox/"},{"id":101578,"url":"https://patchwork.plctlab.org/api/1.2/patches/101578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:13","name":"[v2,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/mbox/"},{"id":101572,"url":"https://patchwork.plctlab.org/api/1.2/patches/101572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:14","name":"[v2,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/mbox/"},{"id":101573,"url":"https://patchwork.plctlab.org/api/1.2/patches/101573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:15","name":"[v2,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/mbox/"},{"id":101580,"url":"https://patchwork.plctlab.org/api/1.2/patches/101580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:16","name":"[v2,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/mbox/"},{"id":101574,"url":"https://patchwork.plctlab.org/api/1.2/patches/101574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:17","name":"[v2,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/mbox/"},{"id":101625,"url":"https://patchwork.plctlab.org/api/1.2/patches/101625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:28:50","name":"Remove BFD_FAIL in cpu-sh.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/mbox/"},{"id":101626,"url":"https://patchwork.plctlab.org/api/1.2/patches/101626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:30:05","name":"section_by_target_index memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/mbox/"},{"id":101627,"url":"https://patchwork.plctlab.org/api/1.2/patches/101627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:31:35","name":"bfd_close and target free_cached_memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/mbox/"},{"id":101628,"url":"https://patchwork.plctlab.org/api/1.2/patches/101628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:33:05","name":"Harden PowerPC64 OPD handling against fuzzers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/mbox/"},{"id":101754,"url":"https://patchwork.plctlab.org/api/1.2/patches/101754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/","msgid":"<20230601061610.2614564-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T06:16:10","name":"[COMMITTED] libsframe: minor fixups in flip_fre related functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/mbox/"},{"id":102114,"url":"https://patchwork.plctlab.org/api/1.2/patches/102114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/","msgid":"<20230601173312.3176329-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T17:33:12","name":"[COMMITTED] libsframe: avoid using magic number","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/mbox/"},{"id":102244,"url":"https://patchwork.plctlab.org/api/1.2/patches/102244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:13","name":"Minor objcopy optimisation for copy_relocations_in_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/mbox/"},{"id":102245,"url":"https://patchwork.plctlab.org/api/1.2/patches/102245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:57","name":"loongarch readelf support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/mbox/"},{"id":102407,"url":"https://patchwork.plctlab.org/api/1.2/patches/102407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/","msgid":"<20230602092410.2841184-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-02T09:24:10","name":"LoongArch: gas: Relocations simplification when -mno-relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/mbox/"},{"id":102680,"url":"https://patchwork.plctlab.org/api/1.2/patches/102680/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/","msgid":"<20230602192527.1532280-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-02T19:25:27","name":"ELF: Don'\''t warn an empty PT_LOAD with the program headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/mbox/"},{"id":102961,"url":"https://patchwork.plctlab.org/api/1.2/patches/102961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/","msgid":"<221f70cf-5cff-6053-7499-499d4202e90b@debian.org>","list_archive_url":null,"date":"2023-06-04T06:44:45","name":"ignore lto-wrapper warnings for lto builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/mbox/"},{"id":103136,"url":"https://patchwork.plctlab.org/api/1.2/patches/103136/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:20:34","name":"Yet another ecoff fuzzed object fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/mbox/"},{"id":103138,"url":"https://patchwork.plctlab.org/api/1.2/patches/103138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:21:48","name":"bfd_error_on_input messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/mbox/"},{"id":103197,"url":"https://patchwork.plctlab.org/api/1.2/patches/103197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:24","name":"[1/2] MIPS: Add n32 VECs to non-vendor elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/mbox/"},{"id":103198,"url":"https://patchwork.plctlab.org/api/1.2/patches/103198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:25","name":"[2/2] MIPS: fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/mbox/"},{"id":103356,"url":"https://patchwork.plctlab.org/api/1.2/patches/103356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:16","name":"[v3,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/mbox/"},{"id":103349,"url":"https://patchwork.plctlab.org/api/1.2/patches/103349/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:17","name":"[v3,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/mbox/"},{"id":103354,"url":"https://patchwork.plctlab.org/api/1.2/patches/103354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:18","name":"[v3,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/mbox/"},{"id":103351,"url":"https://patchwork.plctlab.org/api/1.2/patches/103351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:19","name":"[v3,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/mbox/"},{"id":103353,"url":"https://patchwork.plctlab.org/api/1.2/patches/103353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:20","name":"[v3,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/mbox/"},{"id":103355,"url":"https://patchwork.plctlab.org/api/1.2/patches/103355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:21","name":"[v3,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/mbox/"},{"id":103350,"url":"https://patchwork.plctlab.org/api/1.2/patches/103350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:22","name":"[v3,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/mbox/"},{"id":103383,"url":"https://patchwork.plctlab.org/api/1.2/patches/103383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/","msgid":"<20230605163327.1864428-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T16:33:27","name":"ELF: Add \"#pass\" to ld-elf/pr30508.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/mbox/"},{"id":103509,"url":"https://patchwork.plctlab.org/api/1.2/patches/103509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/","msgid":"<20230605214658.693003-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-05T21:46:58","name":"[COMMITTED] libsframe: avoid unnecessary type casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/mbox/"},{"id":103542,"url":"https://patchwork.plctlab.org/api/1.2/patches/103542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:13","name":"[v2,1/3] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/mbox/"},{"id":103543,"url":"https://patchwork.plctlab.org/api/1.2/patches/103543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:14","name":"[v2,2/3] MIPS: Ignore the symbol index for comdat-reloc-r6.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/mbox/"},{"id":103544,"url":"https://patchwork.plctlab.org/api/1.2/patches/103544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:15","name":"[v2,3/3] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/mbox/"},{"id":103614,"url":"https://patchwork.plctlab.org/api/1.2/patches/103614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/","msgid":"<20230606074856.3463253-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-06-06T07:49:13","name":"[v2] Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/mbox/"},{"id":104005,"url":"https://patchwork.plctlab.org/api/1.2/patches/104005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:40","name":"[v4,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/mbox/"},{"id":104004,"url":"https://patchwork.plctlab.org/api/1.2/patches/104004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:41","name":"[v4,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/mbox/"},{"id":104009,"url":"https://patchwork.plctlab.org/api/1.2/patches/104009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:42","name":"[v4,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/mbox/"},{"id":104008,"url":"https://patchwork.plctlab.org/api/1.2/patches/104008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:43","name":"[v4,4/7] ld: Add simple tests for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/mbox/"},{"id":104006,"url":"https://patchwork.plctlab.org/api/1.2/patches/104006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:44","name":"[v4,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/mbox/"},{"id":104010,"url":"https://patchwork.plctlab.org/api/1.2/patches/104010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:45","name":"[v4,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/mbox/"},{"id":104007,"url":"https://patchwork.plctlab.org/api/1.2/patches/104007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:46","name":"[v4,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/mbox/"},{"id":104157,"url":"https://patchwork.plctlab.org/api/1.2/patches/104157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/","msgid":"<20230607001219.1262641-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T00:12:19","name":"[COMMITTED] libsframe: fix cosmetic issues and typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/mbox/"},{"id":104187,"url":"https://patchwork.plctlab.org/api/1.2/patches/104187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:10","name":"objcopy memory leaks after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/mbox/"},{"id":104188,"url":"https://patchwork.plctlab.org/api/1.2/patches/104188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:47","name":"bfd/elf.c strtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/mbox/"},{"id":104189,"url":"https://patchwork.plctlab.org/api/1.2/patches/104189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:01:50","name":"Memory leaks in bfd/vms-lib.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/mbox/"},{"id":104228,"url":"https://patchwork.plctlab.org/api/1.2/patches/104228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T04:53:11","name":"_bfd_free_cached_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/mbox/"},{"id":104370,"url":"https://patchwork.plctlab.org/api/1.2/patches/104370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T09:34:12","name":"ld-elf/eh5 remove xfail hppa64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/mbox/"},{"id":104777,"url":"https://patchwork.plctlab.org/api/1.2/patches/104777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/","msgid":"<20230607235757.4174552-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T23:57:57","name":"[COMMITTED] libsframe: reuse static function sframe_decoder_get_funcdesc_at_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/mbox/"},{"id":104818,"url":"https://patchwork.plctlab.org/api/1.2/patches/104818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:34","name":"[1/2] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/mbox/"},{"id":104819,"url":"https://patchwork.plctlab.org/api/1.2/patches/104819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:35","name":"[2/2] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/mbox/"},{"id":105015,"url":"https://patchwork.plctlab.org/api/1.2/patches/105015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/","msgid":"<20230608155214.32435-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-08T15:52:14","name":"RISC-V: Move __global_pointer$ to .sdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/mbox/"},{"id":105186,"url":"https://patchwork.plctlab.org/api/1.2/patches/105186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/","msgid":"<20230609004717.30486-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-06-09T00:47:17","name":"RISC-V: PR29823, defined the missing elf_backend_obj_attrs_handle_unknown.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/mbox/"},{"id":105286,"url":"https://patchwork.plctlab.org/api/1.2/patches/105286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:27","name":"ecoff find_nearest_line and final link leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/mbox/"},{"id":105287,"url":"https://patchwork.plctlab.org/api/1.2/patches/105287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:57","name":"readelf/objdump remember_state memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/mbox/"},{"id":105603,"url":"https://patchwork.plctlab.org/api/1.2/patches/105603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-09T12:30:26","name":"x86: shrink Masking insn attribute to a single bit (boolean)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/mbox/"},{"id":105785,"url":"https://patchwork.plctlab.org/api/1.2/patches/105785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:21","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/mbox/"},{"id":105786,"url":"https://patchwork.plctlab.org/api/1.2/patches/105786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:22","name":"[COMMITTED] libsframe: testsuite: add sframe_find_fre tests for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/mbox/"},{"id":106323,"url":"https://patchwork.plctlab.org/api/1.2/patches/106323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/","msgid":"<20230612083649.907511-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-12T08:36:49","name":"LoongArch: Add fcsr register names support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/mbox/"},{"id":107171,"url":"https://patchwork.plctlab.org/api/1.2/patches/107171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/","msgid":"<20230613080712.1651120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-13T08:07:12","name":"LoongArch: Fix ld \"undefined reference\" error with --enable-shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/mbox/"},{"id":107373,"url":"https://patchwork.plctlab.org/api/1.2/patches/107373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:39","name":"[1/4] RISC-V: Minimal support of ZC extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/mbox/"},{"id":107375,"url":"https://patchwork.plctlab.org/api/1.2/patches/107375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:40","name":"[2/4] RISC-V: Add Zca extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/mbox/"},{"id":107377,"url":"https://patchwork.plctlab.org/api/1.2/patches/107377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:41","name":"[3/4] RISC-V: Add Zcf extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/mbox/"},{"id":107378,"url":"https://patchwork.plctlab.org/api/1.2/patches/107378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:42","name":"[4/4] RISC-V: Add Zcd extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/mbox/"},{"id":107381,"url":"https://patchwork.plctlab.org/api/1.2/patches/107381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:50","name":"[1/2] RISC-V: Add Zcb extension supports.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/mbox/"},{"id":107380,"url":"https://patchwork.plctlab.org/api/1.2/patches/107380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:51","name":"[2/2] RISC-V: Add Zcb extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/mbox/"},{"id":107632,"url":"https://patchwork.plctlab.org/api/1.2/patches/107632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/","msgid":"<20230614000148.10989-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:46","name":"[v2,1/3] Add MIPS Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/mbox/"},{"id":107631,"url":"https://patchwork.plctlab.org/api/1.2/patches/107631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/","msgid":"<20230614000148.10989-3-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:47","name":"[v2,2/3] Add rotation instructions to MIPS Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/mbox/"},{"id":107630,"url":"https://patchwork.plctlab.org/api/1.2/patches/107630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/","msgid":"<20230614000148.10989-4-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:48","name":"[v2,3/3] Add additional missing Allegrex CPU instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/mbox/"},{"id":107698,"url":"https://patchwork.plctlab.org/api/1.2/patches/107698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-14T04:57:35","name":"asprintf memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/mbox/"},{"id":107914,"url":"https://patchwork.plctlab.org/api/1.2/patches/107914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-14T11:53:44","name":"riscv: Use run-time endianess for floating point literals","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/mbox/"},{"id":107999,"url":"https://patchwork.plctlab.org/api/1.2/patches/107999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/","msgid":"<87ttva3xik.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-14T14:54:11","name":"commit: Add expected failures for some bfin linker tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/mbox/"},{"id":108238,"url":"https://patchwork.plctlab.org/api/1.2/patches/108238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-15T02:40:15","name":"vms write_archive memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/mbox/"},{"id":108244,"url":"https://patchwork.plctlab.org/api/1.2/patches/108244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:50:33","name":"[committed] GAS/doc: Correct Tag_GNU_MIPS_ABI_MSA attribute description","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/mbox/"},{"id":108247,"url":"https://patchwork.plctlab.org/api/1.2/patches/108247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:51:53","name":"[committed] MIPS/GAS/testsuite: Fix `-modd-spreg'\''/`-mno-odd-spreg'\'' test invocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/mbox/"},{"id":108432,"url":"https://patchwork.plctlab.org/api/1.2/patches/108432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-15T11:09:26","name":"[0/2] riscv: Fix gas when encoding BE floats/doubles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":108551,"url":"https://patchwork.plctlab.org/api/1.2/patches/108551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T14:24:56","name":"[committed] binutils/NEWS: Mention Sony Allegrex MIPS CPU support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/mbox/"},{"id":108800,"url":"https://patchwork.plctlab.org/api/1.2/patches/108800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/","msgid":"<20230616031610.3982906-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-16T03:16:10","name":"[v2] LoongArch: Support referring to FCSRs as $fcsrX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/mbox/"},{"id":108836,"url":"https://patchwork.plctlab.org/api/1.2/patches/108836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:54","name":"[v3,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/mbox/"},{"id":108840,"url":"https://patchwork.plctlab.org/api/1.2/patches/108840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:55","name":"[v3,2/7] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/mbox/"},{"id":108842,"url":"https://patchwork.plctlab.org/api/1.2/patches/108842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:56","name":"[v3,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/mbox/"},{"id":108847,"url":"https://patchwork.plctlab.org/api/1.2/patches/108847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:57","name":"[v3,3/7] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/mbox/"},{"id":108843,"url":"https://patchwork.plctlab.org/api/1.2/patches/108843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:58","name":"[v3,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/mbox/"},{"id":108851,"url":"https://patchwork.plctlab.org/api/1.2/patches/108851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:59","name":"[v3,4/7] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/mbox/"},{"id":108844,"url":"https://patchwork.plctlab.org/api/1.2/patches/108844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:00","name":"[v3,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/mbox/"},{"id":108848,"url":"https://patchwork.plctlab.org/api/1.2/patches/108848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-9-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:01","name":"[v3,5/7] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/mbox/"},{"id":108846,"url":"https://patchwork.plctlab.org/api/1.2/patches/108846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-10-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:02","name":"[v3,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/mbox/"},{"id":108857,"url":"https://patchwork.plctlab.org/api/1.2/patches/108857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-11-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:03","name":"[v3,6/7] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/mbox/"},{"id":108863,"url":"https://patchwork.plctlab.org/api/1.2/patches/108863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-12-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:04","name":"[v3,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/mbox/"},{"id":108869,"url":"https://patchwork.plctlab.org/api/1.2/patches/108869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:06","name":"[v4,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/mbox/"},{"id":108870,"url":"https://patchwork.plctlab.org/api/1.2/patches/108870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:07","name":"[v4,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/mbox/"},{"id":108878,"url":"https://patchwork.plctlab.org/api/1.2/patches/108878/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:08","name":"[v4,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/mbox/"},{"id":108875,"url":"https://patchwork.plctlab.org/api/1.2/patches/108875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:09","name":"[v4,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/mbox/"},{"id":108876,"url":"https://patchwork.plctlab.org/api/1.2/patches/108876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:10","name":"[v4,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/mbox/"},{"id":108874,"url":"https://patchwork.plctlab.org/api/1.2/patches/108874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:11","name":"[v4,6/7] MIPS: Disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/mbox/"},{"id":108877,"url":"https://patchwork.plctlab.org/api/1.2/patches/108877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:12","name":"[v4,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/mbox/"},{"id":108891,"url":"https://patchwork.plctlab.org/api/1.2/patches/108891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:35","name":"[v3,1/2] MIPS: Add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/mbox/"},{"id":108892,"url":"https://patchwork.plctlab.org/api/1.2/patches/108892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:36","name":"[v3,2/2] MIPS: Sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/mbox/"},{"id":108895,"url":"https://patchwork.plctlab.org/api/1.2/patches/108895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/","msgid":"<503caac8-8824-823a-81c2-762cba207cb6@suse.com>","list_archive_url":null,"date":"2023-06-16T07:30:41","name":"[1/4] x86: optimize pre-AVX512 {,V}PCMPEQQ with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/mbox/"},{"id":108896,"url":"https://patchwork.plctlab.org/api/1.2/patches/108896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/","msgid":"<7141b586-9711-aef0-7f28-5d4489478f1b@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:12","name":"[2/4] x86: optimize pre-AVX512 {,V}PCMPGT* with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/mbox/"},{"id":108899,"url":"https://patchwork.plctlab.org/api/1.2/patches/108899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/","msgid":"<3e1b884e-7312-8546-ebdc-ac513a199858@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:41","name":"[3/4] x86: optimize 128-bit VPBROADCASTQ to VPUNPCKLQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/mbox/"},{"id":108900,"url":"https://patchwork.plctlab.org/api/1.2/patches/108900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/","msgid":"<08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com>","list_archive_url":null,"date":"2023-06-16T07:32:40","name":"[4/4] x86: provide a 128-bit VBROADCASTSD pseudo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/mbox/"},{"id":109009,"url":"https://patchwork.plctlab.org/api/1.2/patches/109009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:29","name":"[1/5] x86: re-work EVEX-z-without-masking check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/mbox/"},{"id":109010,"url":"https://patchwork.plctlab.org/api/1.2/patches/109010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:55","name":"[2/5] x86: flag EVEX.z set when destination is a mask register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/mbox/"},{"id":109011,"url":"https://patchwork.plctlab.org/api/1.2/patches/109011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/","msgid":"<65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:20","name":"[3/5] x86: flag EVEX.z set when destination is memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/mbox/"},{"id":109013,"url":"https://patchwork.plctlab.org/api/1.2/patches/109013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/","msgid":"<2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:44","name":"[4/5] x86: flag EVEX masking when destination is GPR(-like)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/mbox/"},{"id":109017,"url":"https://patchwork.plctlab.org/api/1.2/patches/109017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/","msgid":"<33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com>","list_archive_url":null,"date":"2023-06-16T10:17:26","name":"[5/5] x86: flag bad EVEX masking for miscellaneous insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/mbox/"},{"id":109088,"url":"https://patchwork.plctlab.org/api/1.2/patches/109088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T12:34:06","name":"x86: fix expansion of %XV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/mbox/"},{"id":109639,"url":"https://patchwork.plctlab.org/api/1.2/patches/109639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/","msgid":"<648f4180.a70a0220.a7021.407c@mx.google.com>","list_archive_url":null,"date":"2023-06-18T17:40:13","name":"[V3] optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/mbox/"},{"id":110435,"url":"https://patchwork.plctlab.org/api/1.2/patches/110435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-20T11:43:07","name":"[0/1] riscv: Ensure LE instruction fetching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":110613,"url":"https://patchwork.plctlab.org/api/1.2/patches/110613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/","msgid":"<20230620164436.432481-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T16:44:36","name":"x86: Don'\''t check if AVX512 template requires AVX512VL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/mbox/"},{"id":110703,"url":"https://patchwork.plctlab.org/api/1.2/patches/110703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/","msgid":"<20230620223204.629663-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T22:32:04","name":"x86: Free the symbol buffer and the relocation buffer after use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/mbox/"},{"id":110789,"url":"https://patchwork.plctlab.org/api/1.2/patches/110789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:20:36","name":"macho-o.c don'\''t leak strtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/mbox/"},{"id":110790,"url":"https://patchwork.plctlab.org/api/1.2/patches/110790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:21:12","name":"elf32_arm_get_synthetic_symtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/mbox/"},{"id":110832,"url":"https://patchwork.plctlab.org/api/1.2/patches/110832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/","msgid":"<20230621072732.1652861-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-06-21T07:27:32","name":"gprofng: Update intel url","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/mbox/"},{"id":110979,"url":"https://patchwork.plctlab.org/api/1.2/patches/110979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/","msgid":"<87352l6qjc.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T10:47:03","name":"Commit: Fix PR 29072 test with --enable-default-execstack=no","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/mbox/"},{"id":110983,"url":"https://patchwork.plctlab.org/api/1.2/patches/110983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/","msgid":"<87zg4t5awt.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T11:09:54","name":"Commit: Prune warnings about -z execstack when --enable-warn-execstack=yes has been used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/mbox/"},{"id":111025,"url":"https://patchwork.plctlab.org/api/1.2/patches/111025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T13:37:48","name":"[GOLD] PR30536, ppc64el gold linker produces unusable clang-16 binary","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/mbox/"},{"id":111790,"url":"https://patchwork.plctlab.org/api/1.2/patches/111790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/","msgid":"<20230622193759.737009-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-22T19:37:59","name":"Revert \"x86: Don'\''t check if AVX512 template requires AVX512VL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/mbox/"},{"id":111837,"url":"https://patchwork.plctlab.org/api/1.2/patches/111837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/","msgid":"<20230622232510.49099-1-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:09","name":"[1/2] Exclude trap instructions for MIPS Allegrex","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/mbox/"},{"id":111838,"url":"https://patchwork.plctlab.org/api/1.2/patches/111838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/","msgid":"<20230622232510.49099-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:10","name":"[2/2] Adding missing MIPS Allegrex instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/mbox/"},{"id":111911,"url":"https://patchwork.plctlab.org/api/1.2/patches/111911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:39","name":"[01/10] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/mbox/"},{"id":111910,"url":"https://patchwork.plctlab.org/api/1.2/patches/111910/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:40","name":"[02/10] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/mbox/"},{"id":111917,"url":"https://patchwork.plctlab.org/api/1.2/patches/111917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:41","name":"[03/10] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/mbox/"},{"id":111913,"url":"https://patchwork.plctlab.org/api/1.2/patches/111913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:42","name":"[04/10] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/mbox/"},{"id":111912,"url":"https://patchwork.plctlab.org/api/1.2/patches/111912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:43","name":"[05/10] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/mbox/"},{"id":111916,"url":"https://patchwork.plctlab.org/api/1.2/patches/111916/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:44","name":"[06/10] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/mbox/"},{"id":111919,"url":"https://patchwork.plctlab.org/api/1.2/patches/111919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:45","name":"[07/10] bfd: libsframe: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/mbox/"},{"id":111914,"url":"https://patchwork.plctlab.org/api/1.2/patches/111914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:46","name":"[08/10] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/mbox/"},{"id":111915,"url":"https://patchwork.plctlab.org/api/1.2/patches/111915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:47","name":"[09/10] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/mbox/"},{"id":111918,"url":"https://patchwork.plctlab.org/api/1.2/patches/111918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:48","name":"[10/10] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/mbox/"},{"id":112090,"url":"https://patchwork.plctlab.org/api/1.2/patches/112090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:32:28","name":"lto test fails with -fno-inline in CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/mbox/"},{"id":112092,"url":"https://patchwork.plctlab.org/api/1.2/patches/112092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:34:50","name":"[GOLD] powerpc DT_RELACOUNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/mbox/"},{"id":112093,"url":"https://patchwork.plctlab.org/api/1.2/patches/112093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:39:05","name":"[GOLD] Support setting DT_RELACOUNT late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/mbox/"},{"id":112094,"url":"https://patchwork.plctlab.org/api/1.2/patches/112094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:40:38","name":"[GOLD] PowerPC64 huge branch dynamic relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/mbox/"},{"id":112524,"url":"https://patchwork.plctlab.org/api/1.2/patches/112524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:49","name":"[v0,1/2] LoongArch: gas: Add LSX and LASX instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/mbox/"},{"id":112523,"url":"https://patchwork.plctlab.org/api/1.2/patches/112523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:50","name":"[v0,2/2] LoongArch: gas: Add LSX and LASX instructions test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/mbox/"},{"id":112533,"url":"https://patchwork.plctlab.org/api/1.2/patches/112533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/","msgid":"<20230625095540.1202120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T09:55:40","name":"LoongArch: Add R_LARCH_64_PCREL relocation support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/mbox/"},{"id":112807,"url":"https://patchwork.plctlab.org/api/1.2/patches/112807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/","msgid":"<20230626091656.31782-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-06-26T09:16:56","name":"ld - Add SYMBOL_ABI_ALIGNMENT variable and apply to __bss_start","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/mbox/"},{"id":112947,"url":"https://patchwork.plctlab.org/api/1.2/patches/112947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/","msgid":"<87sfaez7ut.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T13:11:22","name":"Commit: Sync config.sub and config.guess","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/mbox/"},{"id":112954,"url":"https://patchwork.plctlab.org/api/1.2/patches/112954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-06-26T13:50:57","name":"aarch64: Remove version dependencies from features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/mbox/"},{"id":112991,"url":"https://patchwork.plctlab.org/api/1.2/patches/112991/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/","msgid":"<87pm5iz3fu.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T14:46:45","name":"Commit: Update libiberty sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/mbox/"},{"id":113014,"url":"https://patchwork.plctlab.org/api/1.2/patches/113014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-26T15:35:09","name":"section-match: Check parent archive name as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/mbox/"},{"id":113046,"url":"https://patchwork.plctlab.org/api/1.2/patches/113046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/","msgid":"<87mt0myyc2.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T16:37:01","name":"Commit: Fix gas testsuite failures for non-ELF AArch64 toolchains","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/mbox/"},{"id":113129,"url":"https://patchwork.plctlab.org/api/1.2/patches/113129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/","msgid":"<20230626214619.1808676-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-26T21:46:19","name":"gprofng: Add new tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":113414,"url":"https://patchwork.plctlab.org/api/1.2/patches/113414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/","msgid":"<20230627124728.3563-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-06-27T12:47:28","name":"[RISC-V] Optimize GP-relative addressing for linker.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/mbox/"},{"id":113448,"url":"https://patchwork.plctlab.org/api/1.2/patches/113448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/","msgid":"<20230627144250.16818-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-27T14:42:50","name":"gas: NEWS: Add the latest RISC-V extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/mbox/"},{"id":113562,"url":"https://patchwork.plctlab.org/api/1.2/patches/113562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:15","name":"[COMMITTED] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/mbox/"},{"id":113563,"url":"https://patchwork.plctlab.org/api/1.2/patches/113563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:16","name":"[COMMITTED] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/mbox/"},{"id":113574,"url":"https://patchwork.plctlab.org/api/1.2/patches/113574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:17","name":"[COMMITTED] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/mbox/"},{"id":113569,"url":"https://patchwork.plctlab.org/api/1.2/patches/113569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:18","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/mbox/"},{"id":113572,"url":"https://patchwork.plctlab.org/api/1.2/patches/113572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:19","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/mbox/"},{"id":113570,"url":"https://patchwork.plctlab.org/api/1.2/patches/113570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:20","name":"[COMMITTED] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/mbox/"},{"id":113577,"url":"https://patchwork.plctlab.org/api/1.2/patches/113577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:21","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/mbox/"},{"id":113573,"url":"https://patchwork.plctlab.org/api/1.2/patches/113573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:22","name":"[COMMITTED] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/mbox/"},{"id":113564,"url":"https://patchwork.plctlab.org/api/1.2/patches/113564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:23","name":"[COMMITTED] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/mbox/"},{"id":113565,"url":"https://patchwork.plctlab.org/api/1.2/patches/113565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:24","name":"[COMMITTED] libsframe: use appropriate data types for args of sframe_encode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/mbox/"},{"id":113576,"url":"https://patchwork.plctlab.org/api/1.2/patches/113576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:25","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of get_num_fidx APIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/mbox/"},{"id":113578,"url":"https://patchwork.plctlab.org/api/1.2/patches/113578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:26","name":"[COMMITTED] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/mbox/"},{"id":113614,"url":"https://patchwork.plctlab.org/api/1.2/patches/113614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:17","name":"[01/12] sframe.h: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/mbox/"},{"id":113611,"url":"https://patchwork.plctlab.org/api/1.2/patches/113611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:18","name":"[02/12] gas: generate SFrame section with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/mbox/"},{"id":113615,"url":"https://patchwork.plctlab.org/api/1.2/patches/113615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:19","name":"[03/12] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/mbox/"},{"id":113612,"url":"https://patchwork.plctlab.org/api/1.2/patches/113612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:20","name":"[04/12] libsframe: add new APIs to add and get SFrame FDE in SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/mbox/"},{"id":113618,"url":"https://patchwork.plctlab.org/api/1.2/patches/113618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:21","name":"[05/12] libsframe: adjust version check in sframe_header_sanity_check_p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/mbox/"},{"id":113616,"url":"https://patchwork.plctlab.org/api/1.2/patches/113616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:22","name":"[06/12] libsframe: testsuite: fixes for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/mbox/"},{"id":113619,"url":"https://patchwork.plctlab.org/api/1.2/patches/113619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:23","name":"[07/12] bfd: linker: add support for rep_block_size for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/mbox/"},{"id":113622,"url":"https://patchwork.plctlab.org/api/1.2/patches/113622/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:24","name":"[08/12] bfd: linker: generate SFrame sections with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/mbox/"},{"id":113613,"url":"https://patchwork.plctlab.org/api/1.2/patches/113613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:25","name":"[09/12] objdump/readelf: adjust for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/mbox/"},{"id":113617,"url":"https://patchwork.plctlab.org/api/1.2/patches/113617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:26","name":"[10/12] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/mbox/"},{"id":113620,"url":"https://patchwork.plctlab.org/api/1.2/patches/113620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:27","name":"[11/12] doc: sframe: add details about alignment in the SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/mbox/"},{"id":113621,"url":"https://patchwork.plctlab.org/api/1.2/patches/113621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:28","name":"[12/12] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/mbox/"},{"id":113643,"url":"https://patchwork.plctlab.org/api/1.2/patches/113643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/","msgid":"<20230628010634.1147958-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T01:06:34","name":"PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/mbox/"},{"id":113816,"url":"https://patchwork.plctlab.org/api/1.2/patches/113816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:58","name":"[v5,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/mbox/"},{"id":113815,"url":"https://patchwork.plctlab.org/api/1.2/patches/113815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:59","name":"[v5,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/mbox/"},{"id":113817,"url":"https://patchwork.plctlab.org/api/1.2/patches/113817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:00","name":"[v5,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/mbox/"},{"id":113818,"url":"https://patchwork.plctlab.org/api/1.2/patches/113818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:01","name":"[v5,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/mbox/"},{"id":113820,"url":"https://patchwork.plctlab.org/api/1.2/patches/113820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:02","name":"[v5,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/mbox/"},{"id":113821,"url":"https://patchwork.plctlab.org/api/1.2/patches/113821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:03","name":"[v5,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/mbox/"},{"id":113857,"url":"https://patchwork.plctlab.org/api/1.2/patches/113857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/","msgid":"<20230628131311.3895731-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T13:13:11","name":"[v2] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/mbox/"},{"id":114109,"url":"https://patchwork.plctlab.org/api/1.2/patches/114109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/","msgid":"<20230628231610.220112-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T23:16:10","name":"[v2] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/mbox/"},{"id":114173,"url":"https://patchwork.plctlab.org/api/1.2/patches/114173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:23","name":"[v6,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/mbox/"},{"id":114170,"url":"https://patchwork.plctlab.org/api/1.2/patches/114170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:24","name":"[v6,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/mbox/"},{"id":114175,"url":"https://patchwork.plctlab.org/api/1.2/patches/114175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:25","name":"[v6,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/mbox/"},{"id":114171,"url":"https://patchwork.plctlab.org/api/1.2/patches/114171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:26","name":"[v6,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/mbox/"},{"id":114172,"url":"https://patchwork.plctlab.org/api/1.2/patches/114172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:27","name":"[v6,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/mbox/"},{"id":114176,"url":"https://patchwork.plctlab.org/api/1.2/patches/114176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:28","name":"[v6,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/mbox/"},{"id":114174,"url":"https://patchwork.plctlab.org/api/1.2/patches/114174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:29","name":"[v6,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/mbox/"},{"id":114246,"url":"https://patchwork.plctlab.org/api/1.2/patches/114246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/","msgid":"<20230629090831.2579210-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-29T09:08:31","name":"LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/mbox/"},{"id":114357,"url":"https://patchwork.plctlab.org/api/1.2/patches/114357/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:58","name":"[v7,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/mbox/"},{"id":114359,"url":"https://patchwork.plctlab.org/api/1.2/patches/114359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:59","name":"[v7,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/mbox/"},{"id":114356,"url":"https://patchwork.plctlab.org/api/1.2/patches/114356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:00","name":"[v7,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/mbox/"},{"id":114363,"url":"https://patchwork.plctlab.org/api/1.2/patches/114363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:01","name":"[v7,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/mbox/"},{"id":114362,"url":"https://patchwork.plctlab.org/api/1.2/patches/114362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:02","name":"[v7,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/mbox/"},{"id":114360,"url":"https://patchwork.plctlab.org/api/1.2/patches/114360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:03","name":"[v7,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/mbox/"},{"id":114364,"url":"https://patchwork.plctlab.org/api/1.2/patches/114364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:04","name":"[v7,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/mbox/"},{"id":114368,"url":"https://patchwork.plctlab.org/api/1.2/patches/114368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/","msgid":"<20230629171839.573187-2-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:26","name":"[01/14] Add support for the Zvbb ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/mbox/"},{"id":114371,"url":"https://patchwork.plctlab.org/api/1.2/patches/114371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/","msgid":"<20230629171839.573187-3-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:27","name":"[02/14] Add support for the Zvbc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/mbox/"},{"id":114374,"url":"https://patchwork.plctlab.org/api/1.2/patches/114374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/","msgid":"<20230629171839.573187-4-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:28","name":"[03/14] Add support for the Zvkg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/mbox/"},{"id":114369,"url":"https://patchwork.plctlab.org/api/1.2/patches/114369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/","msgid":"<20230629171839.573187-5-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:29","name":"[04/14] Add support for the Zvkned ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/mbox/"},{"id":114373,"url":"https://patchwork.plctlab.org/api/1.2/patches/114373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/","msgid":"<20230629171839.573187-6-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:30","name":"[05/14] Add support for the Zvknh[a,b] ISA extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/mbox/"},{"id":114376,"url":"https://patchwork.plctlab.org/api/1.2/patches/114376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/","msgid":"<20230629171839.573187-7-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:31","name":"[06/14] Add support for the Zvksed ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/mbox/"},{"id":114370,"url":"https://patchwork.plctlab.org/api/1.2/patches/114370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/","msgid":"<20230629171839.573187-8-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:32","name":"[07/14] Adds support for the Zvksh ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/mbox/"},{"id":114377,"url":"https://patchwork.plctlab.org/api/1.2/patches/114377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/","msgid":"<20230629171839.573187-9-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:33","name":"[08/14] Add support for the Zvkn ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/mbox/"},{"id":114381,"url":"https://patchwork.plctlab.org/api/1.2/patches/114381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/","msgid":"<20230629171839.573187-10-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:34","name":"[09/14] Allow nested implications for extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/mbox/"},{"id":114382,"url":"https://patchwork.plctlab.org/api/1.2/patches/114382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/","msgid":"<20230629171839.573187-11-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:35","name":"[10/14] Add support for the Zvkng ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/mbox/"},{"id":114372,"url":"https://patchwork.plctlab.org/api/1.2/patches/114372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/","msgid":"<20230629171839.573187-12-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:36","name":"[11/14] Add support for the Zvks ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/mbox/"},{"id":114375,"url":"https://patchwork.plctlab.org/api/1.2/patches/114375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/","msgid":"<20230629171839.573187-13-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:37","name":"[12/14] Add support for the Zvksg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/mbox/"},{"id":114378,"url":"https://patchwork.plctlab.org/api/1.2/patches/114378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/","msgid":"<20230629171839.573187-14-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:38","name":"[13/14] Add support for the Zvknc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/mbox/"},{"id":114383,"url":"https://patchwork.plctlab.org/api/1.2/patches/114383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/","msgid":"<20230629171839.573187-15-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:39","name":"[14/14] Add support for the Zvksc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/mbox/"},{"id":114391,"url":"https://patchwork.plctlab.org/api/1.2/patches/114391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/","msgid":"<20230629182618.2351051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T18:26:18","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/mbox/"},{"id":114494,"url":"https://patchwork.plctlab.org/api/1.2/patches/114494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:23","name":"[COMMITTED] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/mbox/"},{"id":114496,"url":"https://patchwork.plctlab.org/api/1.2/patches/114496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:24","name":"[COMMITTED] sframe: bfd: gas: ld: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/mbox/"},{"id":114492,"url":"https://patchwork.plctlab.org/api/1.2/patches/114492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:25","name":"[COMMITTED] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/mbox/"},{"id":114491,"url":"https://patchwork.plctlab.org/api/1.2/patches/114491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:26","name":"[COMMITTED] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/mbox/"},{"id":114538,"url":"https://patchwork.plctlab.org/api/1.2/patches/114538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/","msgid":"<20230630025308.3258293-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-30T02:53:08","name":"gprofng: fix data race","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":114543,"url":"https://patchwork.plctlab.org/api/1.2/patches/114543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:42","name":"[v1,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/mbox/"},{"id":114544,"url":"https://patchwork.plctlab.org/api/1.2/patches/114544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:43","name":"[v1,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/mbox/"},{"id":114557,"url":"https://patchwork.plctlab.org/api/1.2/patches/114557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/","msgid":"<20230630051451.1867944-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T05:14:51","name":"ld: Use [list ] syntax to define run_tests in indirect.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/mbox/"},{"id":114580,"url":"https://patchwork.plctlab.org/api/1.2/patches/114580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/","msgid":"<20230630060757.2006878-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:07:57","name":"ld: Use run_host_cmd_yesno in indirect.exp instead of catch exec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/mbox/"},{"id":114592,"url":"https://patchwork.plctlab.org/api/1.2/patches/114592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/","msgid":"<20230630064559.2282365-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:45:59","name":"MIPS: N64, mark .interp as INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/mbox/"},{"id":114606,"url":"https://patchwork.plctlab.org/api/1.2/patches/114606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-06-30T07:53:13","name":"Add the .seh_ifrepeat and .seh_ifnrepeat directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/mbox/"},{"id":114625,"url":"https://patchwork.plctlab.org/api/1.2/patches/114625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:15","name":"[v2,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/mbox/"},{"id":114627,"url":"https://patchwork.plctlab.org/api/1.2/patches/114627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:16","name":"[v2,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/mbox/"},{"id":114639,"url":"https://patchwork.plctlab.org/api/1.2/patches/114639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/","msgid":"<878rc1707w.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-30T09:45:07","name":"Commit: Fix used before initialised warnings from Clang 16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/mbox/"},{"id":114709,"url":"https://patchwork.plctlab.org/api/1.2/patches/114709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/","msgid":"<20230630123259.1900571-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-30T12:32:59","name":"opcodes/loongarch: Mark address offset operands of LVZ/LBT insns as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/mbox/"},{"id":114726,"url":"https://patchwork.plctlab.org/api/1.2/patches/114726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/","msgid":"<20230630134436.1237733-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:44:36","name":"[aarch64] sme: Core file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/mbox/"},{"id":114727,"url":"https://patchwork.plctlab.org/api/1.2/patches/114727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/","msgid":"<20230630134519.1237879-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:45:19","name":"[aarch64] sme2: Teach binutils/BFD about the NT_ARM_ZT register set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/mbox/"},{"id":26,"url":"https://patchwork.plctlab.org/api/1.2/bundles/26/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-07","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":114893,"url":"https://patchwork.plctlab.org/api/1.2/patches/114893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:11","name":"[v5,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/mbox/"},{"id":114888,"url":"https://patchwork.plctlab.org/api/1.2/patches/114888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:12","name":"[v5,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/mbox/"},{"id":114896,"url":"https://patchwork.plctlab.org/api/1.2/patches/114896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:13","name":"[v5,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/mbox/"},{"id":114889,"url":"https://patchwork.plctlab.org/api/1.2/patches/114889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:14","name":"[v5,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/mbox/"},{"id":114890,"url":"https://patchwork.plctlab.org/api/1.2/patches/114890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:15","name":"[v5,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/mbox/"},{"id":114899,"url":"https://patchwork.plctlab.org/api/1.2/patches/114899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:16","name":"[v5,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/mbox/"},{"id":114892,"url":"https://patchwork.plctlab.org/api/1.2/patches/114892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:17","name":"[v5,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/mbox/"},{"id":114895,"url":"https://patchwork.plctlab.org/api/1.2/patches/114895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:18","name":"[v5,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/mbox/"},{"id":114901,"url":"https://patchwork.plctlab.org/api/1.2/patches/114901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:19","name":"[v5,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/mbox/"},{"id":114894,"url":"https://patchwork.plctlab.org/api/1.2/patches/114894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:20","name":"[v5,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/mbox/"},{"id":114897,"url":"https://patchwork.plctlab.org/api/1.2/patches/114897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:21","name":"[v5,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/mbox/"},{"id":114903,"url":"https://patchwork.plctlab.org/api/1.2/patches/114903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:22","name":"[v5,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/mbox/"},{"id":114898,"url":"https://patchwork.plctlab.org/api/1.2/patches/114898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:23","name":"[v5,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/mbox/"},{"id":114900,"url":"https://patchwork.plctlab.org/api/1.2/patches/114900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:24","name":"[v5,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/mbox/"},{"id":114902,"url":"https://patchwork.plctlab.org/api/1.2/patches/114902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:25","name":"[v5,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/mbox/"},{"id":114949,"url":"https://patchwork.plctlab.org/api/1.2/patches/114949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:50","name":"[v6,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/mbox/"},{"id":114952,"url":"https://patchwork.plctlab.org/api/1.2/patches/114952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:51","name":"[v6,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/mbox/"},{"id":114955,"url":"https://patchwork.plctlab.org/api/1.2/patches/114955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:52","name":"[v6,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/mbox/"},{"id":114958,"url":"https://patchwork.plctlab.org/api/1.2/patches/114958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:53","name":"[v6,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/mbox/"},{"id":114953,"url":"https://patchwork.plctlab.org/api/1.2/patches/114953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:54","name":"[v6,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/mbox/"},{"id":114950,"url":"https://patchwork.plctlab.org/api/1.2/patches/114950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:55","name":"[v6,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/mbox/"},{"id":114956,"url":"https://patchwork.plctlab.org/api/1.2/patches/114956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:56","name":"[v6,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/mbox/"},{"id":114954,"url":"https://patchwork.plctlab.org/api/1.2/patches/114954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:57","name":"[v6,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/mbox/"},{"id":114960,"url":"https://patchwork.plctlab.org/api/1.2/patches/114960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:58","name":"[v6,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/mbox/"},{"id":114951,"url":"https://patchwork.plctlab.org/api/1.2/patches/114951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:59","name":"[v6,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/mbox/"},{"id":114962,"url":"https://patchwork.plctlab.org/api/1.2/patches/114962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:00","name":"[v6,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/mbox/"},{"id":114957,"url":"https://patchwork.plctlab.org/api/1.2/patches/114957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:01","name":"[v6,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/mbox/"},{"id":114963,"url":"https://patchwork.plctlab.org/api/1.2/patches/114963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:02","name":"[v6,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/mbox/"},{"id":114961,"url":"https://patchwork.plctlab.org/api/1.2/patches/114961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:03","name":"[v6,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/mbox/"},{"id":114964,"url":"https://patchwork.plctlab.org/api/1.2/patches/114964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:04","name":"[v6,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/mbox/"},{"id":115075,"url":"https://patchwork.plctlab.org/api/1.2/patches/115075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/","msgid":"<20230702101422.762791-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T10:14:22","name":"LoongArch: gas: Fix shared builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/mbox/"},{"id":115076,"url":"https://patchwork.plctlab.org/api/1.2/patches/115076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:16:07","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/mbox/"},{"id":115077,"url":"https://patchwork.plctlab.org/api/1.2/patches/115077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:18:31","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/mbox/"},{"id":115083,"url":"https://patchwork.plctlab.org/api/1.2/patches/115083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:52","name":"[1/2] binutils: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/mbox/"},{"id":115082,"url":"https://patchwork.plctlab.org/api/1.2/patches/115082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:53","name":"[2/2] gas: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/mbox/"},{"id":115188,"url":"https://patchwork.plctlab.org/api/1.2/patches/115188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/","msgid":"<20230703044321.2951358-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T04:43:21","name":"ld: fix plugin tests for MIPS PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/mbox/"},{"id":115284,"url":"https://patchwork.plctlab.org/api/1.2/patches/115284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/","msgid":"<20230703101047.2589341-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-03T10:10:47","name":"RISC-V: Zvkh[a,b]: Remove individual instruction class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/mbox/"},{"id":115301,"url":"https://patchwork.plctlab.org/api/1.2/patches/115301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/","msgid":"<20230703103647.3162351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:36:47","name":"MIPS: Don'\''t __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/mbox/"},{"id":115305,"url":"https://patchwork.plctlab.org/api/1.2/patches/115305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/","msgid":"<20230703105034.3163572-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:50:34","name":"[v2] MIPS: Don'\''t move __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/mbox/"},{"id":115445,"url":"https://patchwork.plctlab.org/api/1.2/patches/115445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/","msgid":"<20230703181052.41059-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-03T18:10:52","name":"[Committed] IBM Z: Fix pcrel relocs for symA-symB expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/mbox/"},{"id":115692,"url":"https://patchwork.plctlab.org/api/1.2/patches/115692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/","msgid":"<20230704102703.650038-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:02","name":"[committed,1/2] arc: Update neg<.f> 0,b encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/mbox/"},{"id":115691,"url":"https://patchwork.plctlab.org/api/1.2/patches/115691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/","msgid":"<20230704102703.650038-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:03","name":"[committed,2/2] arc: Update default target CPU to match GCC defaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/mbox/"},{"id":115742,"url":"https://patchwork.plctlab.org/api/1.2/patches/115742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/","msgid":"<20230704121832.222400-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-04T12:18:32","name":"Align linkerscript symbols according to ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/mbox/"},{"id":115827,"url":"https://patchwork.plctlab.org/api/1.2/patches/115827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:18:32","name":"[01/10] x86: fold certain legacy/VEX table entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/mbox/"},{"id":115828,"url":"https://patchwork.plctlab.org/api/1.2/patches/115828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/","msgid":"<18221c8c-4d6e-f0f1-3738-785023be1268@suse.com>","list_archive_url":null,"date":"2023-07-04T15:19:53","name":"[02/10] x86: fold legacy/VEX {,V}MOV{H,L}* entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/mbox/"},{"id":115829,"url":"https://patchwork.plctlab.org/api/1.2/patches/115829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/","msgid":"<46594eee-305a-8913-c407-806158fbbe8f@suse.com>","list_archive_url":null,"date":"2023-07-04T15:20:35","name":"[03/10] x86: {,V}MOVNT* don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/mbox/"},{"id":115830,"url":"https://patchwork.plctlab.org/api/1.2/patches/115830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/","msgid":"<02a1aabf-4759-009b-5718-f567ed39b81c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:02","name":"[04/10] x86: misc further memory-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/mbox/"},{"id":115832,"url":"https://patchwork.plctlab.org/api/1.2/patches/115832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/","msgid":"<96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:38","name":"[05/10] x86: SIMD shift-by-immediate don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/mbox/"},{"id":115834,"url":"https://patchwork.plctlab.org/api/1.2/patches/115834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:22:06","name":"[06/10] x86: slightly rework handling of some register-only insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/mbox/"},{"id":115835,"url":"https://patchwork.plctlab.org/api/1.2/patches/115835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/","msgid":"<25535360-ad14-8ed2-bd86-b96f97306e43@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:31","name":"[07/10] x86: various operations on mask registers can avoid going through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/mbox/"},{"id":115833,"url":"https://patchwork.plctlab.org/api/1.2/patches/115833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/","msgid":"<54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:59","name":"[08/10] x86: misc further register-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/mbox/"},{"id":115837,"url":"https://patchwork.plctlab.org/api/1.2/patches/115837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:23:25","name":"[09/10] x86: convert 0FXOP to just XOP in enumerator names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/mbox/"},{"id":115836,"url":"https://patchwork.plctlab.org/api/1.2/patches/115836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/","msgid":"<126aeaee-40ae-34aa-5e30-9579264d6336@suse.com>","list_archive_url":null,"date":"2023-07-04T15:24:08","name":"[10/10] x86: simplify table-referencing macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/mbox/"},{"id":116027,"url":"https://patchwork.plctlab.org/api/1.2/patches/116027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/","msgid":"<20230705084213.91043-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-07-05T08:42:13","name":"[RISC-V] Fix the valid gp range for gp relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/mbox/"},{"id":116978,"url":"https://patchwork.plctlab.org/api/1.2/patches/116978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/","msgid":"<20230707054306.2810080-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-07T05:43:06","name":"[v3] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/mbox/"},{"id":117059,"url":"https://patchwork.plctlab.org/api/1.2/patches/117059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/","msgid":"<20230707101024.2863421-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-07T10:10:24","name":"[committed] arc: Update/Add ARCv3 support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/mbox/"},{"id":117125,"url":"https://patchwork.plctlab.org/api/1.2/patches/117125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-07T12:01:07","name":"ld: fix build with old glibc / gcc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/mbox/"},{"id":117135,"url":"https://patchwork.plctlab.org/api/1.2/patches/117135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/","msgid":"<88c2fb96-185d-ae27-c025-ed025ed54641@suse.com>","list_archive_url":null,"date":"2023-07-07T13:47:35","name":"ld/PDB: fix off-by-1 in add_globals_ref()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/mbox/"},{"id":117306,"url":"https://patchwork.plctlab.org/api/1.2/patches/117306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/","msgid":"<878rbrgzoz.fsf@gmail.com>","list_archive_url":null,"date":"2023-07-07T21:47:48","name":"objdump: Round ASCII art lines in jump visualization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/mbox/"},{"id":117387,"url":"https://patchwork.plctlab.org/api/1.2/patches/117387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/","msgid":"<20230708053035.528911-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-08T05:30:35","name":"[v4] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/mbox/"},{"id":118315,"url":"https://patchwork.plctlab.org/api/1.2/patches/118315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/","msgid":"<20230711083214.689474-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-11T08:32:14","name":"[v2] RISC-V: Support Zca/f/d extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/mbox/"},{"id":118324,"url":"https://patchwork.plctlab.org/api/1.2/patches/118324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:30","name":"[1/2] LoongArch: bfd: Remove elf_seg_map condition in loongarch_elf_relax_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/mbox/"},{"id":118325,"url":"https://patchwork.plctlab.org/api/1.2/patches/118325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:31","name":"[2/2] LoongArch: bfd: Add counter to get real relax region","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/mbox/"},{"id":118766,"url":"https://patchwork.plctlab.org/api/1.2/patches/118766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:38:28","name":".noinit and .persistent alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/mbox/"},{"id":118767,"url":"https://patchwork.plctlab.org/api/1.2/patches/118767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:39:51","name":".noinit and .persistent for msp430","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/mbox/"},{"id":118801,"url":"https://patchwork.plctlab.org/api/1.2/patches/118801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T03:54:33","name":"Support NEXT_SECTION in ALIGNOF and SIZEOF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/mbox/"},{"id":119149,"url":"https://patchwork.plctlab.org/api/1.2/patches/119149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/","msgid":"<20230712124036.3385283-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-12T12:40:36","name":"[v2] RISC-V: Supports Zcb extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/mbox/"},{"id":119190,"url":"https://patchwork.plctlab.org/api/1.2/patches/119190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-07-12T13:56:54","name":"Let '\''^'\'' through the lexer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/mbox/"},{"id":119481,"url":"https://patchwork.plctlab.org/api/1.2/patches/119481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/","msgid":"<62b68369-0d02-3472-bbe6-cb627661252e@oracle.com>","list_archive_url":null,"date":"2023-07-13T02:35:06","name":"Patch for version.texi?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/mbox/"},{"id":119567,"url":"https://patchwork.plctlab.org/api/1.2/patches/119567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:32:59","name":"[1/5] Support Intel AVX-VNNI-INT16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/mbox/"},{"id":119565,"url":"https://patchwork.plctlab.org/api/1.2/patches/119565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:00","name":"[2/5] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/mbox/"},{"id":119563,"url":"https://patchwork.plctlab.org/api/1.2/patches/119563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:01","name":"[3/5] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/mbox/"},{"id":119566,"url":"https://patchwork.plctlab.org/api/1.2/patches/119566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:02","name":"[4/5] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/mbox/"},{"id":119562,"url":"https://patchwork.plctlab.org/api/1.2/patches/119562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:03","name":"[5/5] Support Intel PBNDKB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/mbox/"},{"id":119993,"url":"https://patchwork.plctlab.org/api/1.2/patches/119993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/","msgid":"<20230713153738.2638727-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-13T15:37:38","name":"gprofng: 30602 [2.41] gprofng test hangs on i686-linux-gnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":120205,"url":"https://patchwork.plctlab.org/api/1.2/patches/120205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:34:41","name":"AIX_WEAK_SUPPORT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/mbox/"},{"id":120206,"url":"https://patchwork.plctlab.org/api/1.2/patches/120206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:20","name":"More tidies to objcopy archive handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/mbox/"},{"id":120207,"url":"https://patchwork.plctlab.org/api/1.2/patches/120207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:48","name":"Fix loongarch build with gcc-4.5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/mbox/"},{"id":120208,"url":"https://patchwork.plctlab.org/api/1.2/patches/120208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:36:51","name":"Make the default gas symbol hash table larger","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/mbox/"},{"id":120326,"url":"https://patchwork.plctlab.org/api/1.2/patches/120326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/","msgid":"<2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com>","list_archive_url":null,"date":"2023-07-14T08:22:56","name":"'\''make pdf'\'' fails due to: [PATCH] Let '\''^'\'' through the lexer]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/mbox/"},{"id":120394,"url":"https://patchwork.plctlab.org/api/1.2/patches/120394/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/","msgid":"<40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:17","name":"[1/2] x86: simplify disassembly of LAR/LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/mbox/"},{"id":120395,"url":"https://patchwork.plctlab.org/api/1.2/patches/120395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/","msgid":"<7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:39","name":"[2/2] x86: adjust disassembly of insns operating on selector values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/mbox/"},{"id":120981,"url":"https://patchwork.plctlab.org/api/1.2/patches/120981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-16T23:07:57","name":"PR10957, Missing option to really print section+offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/mbox/"},{"id":121117,"url":"https://patchwork.plctlab.org/api/1.2/patches/121117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:28","name":"[1/2] LoongArch: Fix instruction immediate bug caused by sign-extend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/mbox/"},{"id":121118,"url":"https://patchwork.plctlab.org/api/1.2/patches/121118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:29","name":"[2/2] LoongArch: Fix immediate overflow check bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/mbox/"},{"id":121130,"url":"https://patchwork.plctlab.org/api/1.2/patches/121130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/","msgid":"<20230717084146.7978-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-07-17T08:41:46","name":"[gdb/build] Fix Wlto-type-mismatch in opcodes/ft32-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/mbox/"},{"id":121835,"url":"https://patchwork.plctlab.org/api/1.2/patches/121835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/","msgid":"<20230718075412.1304548-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T07:54:12","name":"[v2] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/mbox/"},{"id":121848,"url":"https://patchwork.plctlab.org/api/1.2/patches/121848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/","msgid":"<20230718080915.1391780-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:09:15","name":"[v2] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/mbox/"},{"id":121854,"url":"https://patchwork.plctlab.org/api/1.2/patches/121854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/","msgid":"<20230718081358.1394673-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:13:58","name":"[v2] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/mbox/"},{"id":122353,"url":"https://patchwork.plctlab.org/api/1.2/patches/122353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:07","name":"gas 32-bit host compile warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/mbox/"},{"id":122354,"url":"https://patchwork.plctlab.org/api/1.2/patches/122354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:45","name":"Build all the objdump extensions with --enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/mbox/"},{"id":122355,"url":"https://patchwork.plctlab.org/api/1.2/patches/122355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:41:25","name":"Tidy binutils configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/mbox/"},{"id":122356,"url":"https://patchwork.plctlab.org/api/1.2/patches/122356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:42:10","name":"[GOLD,PowerPC64] Debug info relocation overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/mbox/"},{"id":122359,"url":"https://patchwork.plctlab.org/api/1.2/patches/122359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/","msgid":"<20230719021721.776961-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-19T02:17:21","name":"LoongArch: ld: Simplify inserting IRELATIVE relocations to .rela.dyn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/mbox/"},{"id":122541,"url":"https://patchwork.plctlab.org/api/1.2/patches/122541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/","msgid":"<0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org>","list_archive_url":null,"date":"2023-07-19T10:54:58","name":"objcopy embeds the current time and ignores SOURCE_DATE_EPOCH making the output unreproducible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/mbox/"},{"id":123087,"url":"https://patchwork.plctlab.org/api/1.2/patches/123087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/","msgid":"<20230720083213.2280286-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-20T08:32:13","name":"Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/mbox/"},{"id":123319,"url":"https://patchwork.plctlab.org/api/1.2/patches/123319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2023-07-20T14:39:14","name":"xtensa: add dynconfig option for ld/gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/mbox/"},{"id":123564,"url":"https://patchwork.plctlab.org/api/1.2/patches/123564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/","msgid":"<20230721053218.16817-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-07-21T05:32:18","name":"RISC-V: Fix wrongly inserted IRELATIVE relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/mbox/"},{"id":123611,"url":"https://patchwork.plctlab.org/api/1.2/patches/123611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/","msgid":"<32719c54-c66a-384e-d570-ebefe607e3e9@suse.com>","list_archive_url":null,"date":"2023-07-21T07:12:50","name":"[RFC] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/mbox/"},{"id":123632,"url":"https://patchwork.plctlab.org/api/1.2/patches/123632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:50","name":"[1/7] kvx: Add bf files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/mbox/"},{"id":123627,"url":"https://patchwork.plctlab.org/api/1.2/patches/123627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:51","name":"[2/7] kvx: Add binutils files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/mbox/"},{"id":123629,"url":"https://patchwork.plctlab.org/api/1.2/patches/123629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:53","name":"[4/7] kvx: Add ld files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/mbox/"},{"id":123635,"url":"https://patchwork.plctlab.org/api/1.2/patches/123635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-6-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:54","name":"[5/7] kvx: Add include files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/mbox/"},{"id":123631,"url":"https://patchwork.plctlab.org/api/1.2/patches/123631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:56","name":"[7/7] kvx: Add toplevel files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/mbox/"},{"id":123757,"url":"https://patchwork.plctlab.org/api/1.2/patches/123757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/","msgid":"<20230721103336.22880-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T10:33:36","name":"[COMMITTED] DesCGENization of the BPF binutils port","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/mbox/"},{"id":123835,"url":"https://patchwork.plctlab.org/api/1.2/patches/123835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/","msgid":"<20230721124052.1374-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T12:40:52","name":"[COMMITTED] bpf: add missing bpf-dis.c to opcodes/Makefile.am","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/mbox/"},{"id":123913,"url":"https://patchwork.plctlab.org/api/1.2/patches/123913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/","msgid":"","list_archive_url":null,"date":"2023-07-21T15:16:20","name":"[1/1] gas: add new command line option --no-group-check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/mbox/"},{"id":123924,"url":"https://patchwork.plctlab.org/api/1.2/patches/123924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/","msgid":"<20230721152656.4122973-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-21T15:26:56","name":"NEWS: record mips*64 CPU name and -gnuabi64 ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/mbox/"},{"id":124044,"url":"https://patchwork.plctlab.org/api/1.2/patches/124044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/","msgid":"<20230721175855.6460-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T17:58:55","name":"bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/mbox/"},{"id":124045,"url":"https://patchwork.plctlab.org/api/1.2/patches/124045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/","msgid":"<20230721180158.8573-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:01:58","name":"[COMMITTED,1/2] bpf: opcodes, gas: support for signed register move V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/mbox/"},{"id":124046,"url":"https://patchwork.plctlab.org/api/1.2/patches/124046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/","msgid":"<20230721180220.8632-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:02:20","name":"[COMMITTED,2/2] bpf: opcodes, gas: support for signed load V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/mbox/"},{"id":124061,"url":"https://patchwork.plctlab.org/api/1.2/patches/124061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/","msgid":"<20230721185459.7125-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:54:59","name":"[v2] bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/mbox/"},{"id":124567,"url":"https://patchwork.plctlab.org/api/1.2/patches/124567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/","msgid":"<20230723232249.15739-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-23T23:22:49","name":"bpf: add support for jal/gotol jump instruction with 32-bit target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/mbox/"},{"id":124569,"url":"https://patchwork.plctlab.org/api/1.2/patches/124569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/","msgid":"<20230724001401.2253-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:14:01","name":"[COMMITTED] bpf: gas, opcodes: fix pseudoc syntax for MOVS* and LDXS* insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/mbox/"},{"id":124571,"url":"https://patchwork.plctlab.org/api/1.2/patches/124571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/","msgid":"<20230724005651.15597-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:56:51","name":"[COMMITTED] bpf: gas, include, opcode: add suppor for instructions BSWAP{16, 32, 64}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/mbox/"},{"id":124583,"url":"https://patchwork.plctlab.org/api/1.2/patches/124583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/","msgid":"<18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T02:52:16","name":"RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124611,"url":"https://patchwork.plctlab.org/api/1.2/patches/124611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/","msgid":"<20230724052442.498966-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T05:24:42","name":"RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/mbox/"},{"id":124618,"url":"https://patchwork.plctlab.org/api/1.2/patches/124618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:51","name":"[1/2] RISC-V: Prohibit the '\''Zcf'\'' extension on RV64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124619,"url":"https://patchwork.plctlab.org/api/1.2/patches/124619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:52","name":"[2/2] RISC-V: Implications from '\''Zc[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124661,"url":"https://patchwork.plctlab.org/api/1.2/patches/124661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/","msgid":"<20230724074904.637833-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T07:49:04","name":"RISC-V: Add '\''Zacas'\'' extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/mbox/"},{"id":125259,"url":"https://patchwork.plctlab.org/api/1.2/patches/125259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/","msgid":"<695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T01:56:28","name":"[1/1] RISC-V: Enable RVC on \".option arch, +zca\" etc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125263,"url":"https://patchwork.plctlab.org/api/1.2/patches/125263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:44","name":"[1/2] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125264,"url":"https://patchwork.plctlab.org/api/1.2/patches/125264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:45","name":"[2/2] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125265,"url":"https://patchwork.plctlab.org/api/1.2/patches/125265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T02:35:10","name":"[v2] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125496,"url":"https://patchwork.plctlab.org/api/1.2/patches/125496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/","msgid":"<20230725104738.8619-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-25T10:47:38","name":"RISC-V: Remove redundant RVV opcode definitions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/mbox/"},{"id":125567,"url":"https://patchwork.plctlab.org/api/1.2/patches/125567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T12:19:34","name":"[1/1] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/mbox/"},{"id":125798,"url":"https://patchwork.plctlab.org/api/1.2/patches/125798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/","msgid":"<20230725203805.9376-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:38:05","name":"bpf: Update atomic instruction pseudo-C syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/mbox/"},{"id":125799,"url":"https://patchwork.plctlab.org/api/1.2/patches/125799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/","msgid":"<20230725204142.9462-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:41:42","name":"bpf: Add atomic compare-and-exchange instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/mbox/"},{"id":125800,"url":"https://patchwork.plctlab.org/api/1.2/patches/125800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/","msgid":"<20230725204435.9560-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:44:35","name":"bpf: accept # as an inline comment char","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/mbox/"},{"id":125996,"url":"https://patchwork.plctlab.org/api/1.2/patches/125996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/","msgid":"<12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T00:05:53","name":"[v4,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126009,"url":"https://patchwork.plctlab.org/api/1.2/patches/126009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:17","name":"Regen bpf opcodes POTFILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/mbox/"},{"id":126010,"url":"https://patchwork.plctlab.org/api/1.2/patches/126010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:43","name":"bpf: format not a string literal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/mbox/"},{"id":126011,"url":"https://patchwork.plctlab.org/api/1.2/patches/126011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:43:56","name":"Don'\''t warn on .attach_to_group to same group","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/mbox/"},{"id":126013,"url":"https://patchwork.plctlab.org/api/1.2/patches/126013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:15","name":"[GOLD] reporting local symbol names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/mbox/"},{"id":126014,"url":"https://patchwork.plctlab.org/api/1.2/patches/126014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:57","name":"PR30657, gprof heap buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/mbox/"},{"id":126031,"url":"https://patchwork.plctlab.org/api/1.2/patches/126031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/","msgid":"<5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T01:51:15","name":"RISC-V: Add actual '\''Zvkt'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126042,"url":"https://patchwork.plctlab.org/api/1.2/patches/126042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/","msgid":"<20230726032206.494326-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T03:22:06","name":"RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/mbox/"},{"id":126208,"url":"https://patchwork.plctlab.org/api/1.2/patches/126208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:21","name":"[v2,1/2] RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/mbox/"},{"id":126207,"url":"https://patchwork.plctlab.org/api/1.2/patches/126207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:22","name":"[2/2] RISC-V: Support Zcmp cm.mv instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/mbox/"},{"id":126233,"url":"https://patchwork.plctlab.org/api/1.2/patches/126233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/","msgid":"<20230726094059.25399-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T09:40:59","name":"[COMMITTED] bpf: fix register NEG[32] instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/mbox/"},{"id":126342,"url":"https://patchwork.plctlab.org/api/1.2/patches/126342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/","msgid":"<20230726130342.12119-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T13:03:42","name":"[COMMITTED] bpf: gas: add negi and neg32i tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/mbox/"},{"id":126575,"url":"https://patchwork.plctlab.org/api/1.2/patches/126575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:19","name":"[RFC,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126576,"url":"https://patchwork.plctlab.org/api/1.2/patches/126576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:20","name":"[RFC,2/3] RISC-V: Add complex implications from '\''C'\''+'\''[DF]'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126577,"url":"https://patchwork.plctlab.org/api/1.2/patches/126577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"<8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-27T00:30:21","name":"[RFC,3/3] RISC-V: \".option norvc\" to disable '\''C'\'' and subsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126719,"url":"https://patchwork.plctlab.org/api/1.2/patches/126719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/","msgid":"<20230727071550.1814187-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-27T07:15:50","name":"Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/mbox/"},{"id":126884,"url":"https://patchwork.plctlab.org/api/1.2/patches/126884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:07","name":"[1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/mbox/"},{"id":126885,"url":"https://patchwork.plctlab.org/api/1.2/patches/126885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:08","name":"[2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/mbox/"},{"id":126984,"url":"https://patchwork.plctlab.org/api/1.2/patches/126984/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:09:22","name":"sh: uninitialised sh_operand_info.type in get_specific","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/mbox/"},{"id":126985,"url":"https://patchwork.plctlab.org/api/1.2/patches/126985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:10:19","name":"/DISCARD/ in ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/mbox/"},{"id":127033,"url":"https://patchwork.plctlab.org/api/1.2/patches/127033/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/","msgid":"<20230727154405.3013782-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-27T15:44:05","name":"gprofng: create a list of available views","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":127060,"url":"https://patchwork.plctlab.org/api/1.2/patches/127060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-07-27T16:48:24","name":"RISC-V: Do not gp relax against an ABS symbol if it is far away.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":127297,"url":"https://patchwork.plctlab.org/api/1.2/patches/127297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T03:37:34","name":"[COMMITTED] Fix typo in riscv-dis.c comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127316,"url":"https://patchwork.plctlab.org/api/1.2/patches/127316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:39:56","name":"coff/pe/xcoff and --extract-symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/mbox/"},{"id":127317,"url":"https://patchwork.plctlab.org/api/1.2/patches/127317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:40:27","name":"Fix recent x86 pe/coff testsuite regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/mbox/"},{"id":127318,"url":"https://patchwork.plctlab.org/api/1.2/patches/127318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:41:05","name":"ldscripts/empty-address vs. xcoff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/mbox/"},{"id":127320,"url":"https://patchwork.plctlab.org/api/1.2/patches/127320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:32","name":"[committed,01/16] Revert \"MIPS: support mips*64 as CPU and gnuabi64 as ABI\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/mbox/"},{"id":127321,"url":"https://patchwork.plctlab.org/api/1.2/patches/127321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:38","name":"[committed,02/16] MIPS/LD: Include n64 `.interp'\'' with INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/mbox/"},{"id":127322,"url":"https://patchwork.plctlab.org/api/1.2/patches/127322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:42","name":"[committed,03/16] MIPS/GAS/testsuite: Disable compact EH #7 tests with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/mbox/"},{"id":127325,"url":"https://patchwork.plctlab.org/api/1.2/patches/127325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:47","name":"[committed,04/16] MIPS/LD/testsuite: Fix unaligned JALX failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/mbox/"},{"id":127327,"url":"https://patchwork.plctlab.org/api/1.2/patches/127327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:51","name":"[committed,05/16] MIPS/LD/testsuite: Fix JALR relaxation test failure with IRIX 6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/mbox/"},{"id":127323,"url":"https://patchwork.plctlab.org/api/1.2/patches/127323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:55","name":"[committed,06/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with IRIX targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/mbox/"},{"id":127331,"url":"https://patchwork.plctlab.org/api/1.2/patches/127331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:02","name":"[committed,07/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/mbox/"},{"id":127324,"url":"https://patchwork.plctlab.org/api/1.2/patches/127324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:07","name":"[committed,08/16] MIPS/LD/testsuite: Run `got-dump-1'\'' for o32/n32 ABIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/mbox/"},{"id":127326,"url":"https://patchwork.plctlab.org/api/1.2/patches/127326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:12","name":"[committed,09/16] MIPS/GAS/testsuite: Force o32 for tests expecting 32-bit addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/mbox/"},{"id":127329,"url":"https://patchwork.plctlab.org/api/1.2/patches/127329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:16","name":"[committed,10/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test n64 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/mbox/"},{"id":127328,"url":"https://patchwork.plctlab.org/api/1.2/patches/127328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:20","name":"[committed,11/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test IRIX 6 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/mbox/"},{"id":127330,"url":"https://patchwork.plctlab.org/api/1.2/patches/127330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:24","name":"[committed,12/16] testsuite: Also discard the `.MIPS.options'\'' section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/mbox/"},{"id":127333,"url":"https://patchwork.plctlab.org/api/1.2/patches/127333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:28","name":"[committed,13/16] MIPS/testsuite: Handle 64-bit addresses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/mbox/"},{"id":127334,"url":"https://patchwork.plctlab.org/api/1.2/patches/127334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:33","name":"[committed,14/16] testsuite: Handle composed R_MIPS_NONE relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/mbox/"},{"id":127335,"url":"https://patchwork.plctlab.org/api/1.2/patches/127335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:37","name":"[committed,15/16] MIPS/GAS/testsuite: Fix n64 compact EH failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/mbox/"},{"id":127332,"url":"https://patchwork.plctlab.org/api/1.2/patches/127332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:42","name":"[committed,16/16] MIPS: Support `-gnuabi64'\'' target triplet suffix for 64-bit Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/mbox/"},{"id":127491,"url":"https://patchwork.plctlab.org/api/1.2/patches/127491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T09:52:32","name":"gas: amend X_unsigned uses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/mbox/"},{"id":127697,"url":"https://patchwork.plctlab.org/api/1.2/patches/127697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/","msgid":"<20230728152042.401562-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T15:20:34","name":"ld: Fix test failures with --enable-textrel-check=error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/mbox/"},{"id":127730,"url":"https://patchwork.plctlab.org/api/1.2/patches/127730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/","msgid":"<20230728162440.32565-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-28T16:24:40","name":"[COMMITTED] bpf: gas: support relaxation of V4 jump instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/mbox/"},{"id":127831,"url":"https://patchwork.plctlab.org/api/1.2/patches/127831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/","msgid":"<20230728185504.2455308-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T18:55:01","name":"ld: fix typo in --enable-warn-rwx-segments help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/mbox/"},{"id":127957,"url":"https://patchwork.plctlab.org/api/1.2/patches/127957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-29T01:56:18","name":"[REVIEW,ONLY,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127958,"url":"https://patchwork.plctlab.org/api/1.2/patches/127958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:19","name":"[REVIEW,ONLY,2/3] MOCK: RISC-V: Add '\''Zce'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127959,"url":"https://patchwork.plctlab.org/api/1.2/patches/127959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:20","name":"[REVIEW,ONLY,3/3] MOCK: RISC-V: Tests for '\''Zce'\'' implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128259,"url":"https://patchwork.plctlab.org/api/1.2/patches/128259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/","msgid":"<20230730190907.22720-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T19:09:07","name":"[COMMITTED] bpf: gas: add field overflow checking to the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/mbox/"},{"id":128281,"url":"https://patchwork.plctlab.org/api/1.2/patches/128281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/","msgid":"<20230730204712.10563-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T20:47:12","name":"[COMMITTED] bpf: include, bfd, opcodes: add EF_BPF_CPUVER ELF header flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/mbox/"},{"id":128555,"url":"https://patchwork.plctlab.org/api/1.2/patches/128555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/","msgid":"<55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-31T10:25:03","name":"[COMMITTED] RISC-V: Fix typo in the test case name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128692,"url":"https://patchwork.plctlab.org/api/1.2/patches/128692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/","msgid":"<20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com>","list_archive_url":null,"date":"2023-07-31T13:44:22","name":"gas: rework timestamp preservation on doc/asconfig.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/mbox/"},{"id":28,"url":"https://patchwork.plctlab.org/api/1.2/bundles/28/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-08","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":128888,"url":"https://patchwork.plctlab.org/api/1.2/patches/128888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/","msgid":"<20230731223140.3343971-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-07-31T22:31:40","name":"gprofng: Fix build with 64bit file offset on 32bit machines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/mbox/"},{"id":129513,"url":"https://patchwork.plctlab.org/api/1.2/patches/129513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:27:59","name":"Don'\''t declare xmalloc or xrealloc in bucomm.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/mbox/"},{"id":129514,"url":"https://patchwork.plctlab.org/api/1.2/patches/129514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:29:06","name":"Don'\''t declare xmalloc and others in ldmisc.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/mbox/"},{"id":129965,"url":"https://patchwork.plctlab.org/api/1.2/patches/129965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/","msgid":"<20230802164720.519587-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-08-02T16:47:20","name":"Remove PEI_HEADERS define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/mbox/"},{"id":130219,"url":"https://patchwork.plctlab.org/api/1.2/patches/130219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/","msgid":"<92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:03:51","name":"[1/1] RISC-V: Imply '\''Zicsr'\'' from '\''Zve32x'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130222,"url":"https://patchwork.plctlab.org/api/1.2/patches/130222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:53","name":"[REVIEW,ONLY,1/4] UNRATIFIED RISC-V: Add '\''Zfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130223,"url":"https://patchwork.plctlab.org/api/1.2/patches/130223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:54","name":"[REVIEW,ONLY,2/4] UNRATIFIED RISC-V: Add '\''Zvfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130227,"url":"https://patchwork.plctlab.org/api/1.2/patches/130227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:55","name":"[REVIEW,ONLY,3/4] UNRATIFIED RISC-V: Add '\''Zvfbfwma'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130226,"url":"https://patchwork.plctlab.org/api/1.2/patches/130226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:56","name":"[REVIEW,ONLY,4/4] RISC-V: Tentative \".bfloat16\" assembly support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130237,"url":"https://patchwork.plctlab.org/api/1.2/patches/130237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T01:19:19","name":"RISC-V: Remove support for non-existing '\''Zve32d'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130312,"url":"https://patchwork.plctlab.org/api/1.2/patches/130312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T06:00:03","name":"RISC-V: Add support for '\''Zvfh'\'' and '\''Zvfhmin'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130313,"url":"https://patchwork.plctlab.org/api/1.2/patches/130313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/","msgid":"<8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T06:00:56","name":"RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130371,"url":"https://patchwork.plctlab.org/api/1.2/patches/130371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/","msgid":"<860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T08:04:11","name":"[v2] RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130501,"url":"https://patchwork.plctlab.org/api/1.2/patches/130501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:42:25","name":"objdump, nm: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/mbox/"},{"id":130502,"url":"https://patchwork.plctlab.org/api/1.2/patches/130502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:01","name":"cris: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/mbox/"},{"id":130506,"url":"https://patchwork.plctlab.org/api/1.2/patches/130506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:42","name":"wrstabs: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/mbox/"},{"id":130509,"url":"https://patchwork.plctlab.org/api/1.2/patches/130509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:11","name":"dlltool: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/mbox/"},{"id":130504,"url":"https://patchwork.plctlab.org/api/1.2/patches/130504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:39","name":"resrc: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/mbox/"},{"id":130514,"url":"https://patchwork.plctlab.org/api/1.2/patches/130514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:11","name":"gprof: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/mbox/"},{"id":130507,"url":"https://patchwork.plctlab.org/api/1.2/patches/130507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:37","name":"ld: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/mbox/"},{"id":130510,"url":"https://patchwork.plctlab.org/api/1.2/patches/130510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:03","name":"xtensa: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/mbox/"},{"id":130512,"url":"https://patchwork.plctlab.org/api/1.2/patches/130512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:40","name":"arm: sanitizer stringop-overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/mbox/"},{"id":130515,"url":"https://patchwork.plctlab.org/api/1.2/patches/130515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:11","name":"cris: sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/mbox/"},{"id":130517,"url":"https://patchwork.plctlab.org/api/1.2/patches/130517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:37","name":"binutils sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/mbox/"},{"id":130521,"url":"https://patchwork.plctlab.org/api/1.2/patches/130521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:48:17","name":"readelf sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/mbox/"},{"id":130524,"url":"https://patchwork.plctlab.org/api/1.2/patches/130524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/","msgid":"<20230803115107.63736-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-08-03T11:51:07","name":"RISC-V: Use tp as gp when no TLS is used.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/mbox/"},{"id":130844,"url":"https://patchwork.plctlab.org/api/1.2/patches/130844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/","msgid":"<20230803203339.822435-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-03T20:33:39","name":"gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":131007,"url":"https://patchwork.plctlab.org/api/1.2/patches/131007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:03","name":"PR30697, ppc32 mix of local-dynamic and global-dynamic TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/mbox/"},{"id":131008,"url":"https://patchwork.plctlab.org/api/1.2/patches/131008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:32","name":"ppc: sanity check writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/mbox/"},{"id":131118,"url":"https://patchwork.plctlab.org/api/1.2/patches/131118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/","msgid":"<190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com>","list_archive_url":null,"date":"2023-08-04T11:48:40","name":"[v2] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/mbox/"},{"id":131128,"url":"https://patchwork.plctlab.org/api/1.2/patches/131128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-04T12:00:57","name":"RISC-V: move various alias entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/mbox/"},{"id":131235,"url":"https://patchwork.plctlab.org/api/1.2/patches/131235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/","msgid":"<0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com>","list_archive_url":null,"date":"2023-08-04T16:18:06","name":"as: Fix typo in manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/mbox/"},{"id":131556,"url":"https://patchwork.plctlab.org/api/1.2/patches/131556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-06T01:53:10","name":"RISC-V: Fix opcode entries of \"vmsge{,u}.vx\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131668,"url":"https://patchwork.plctlab.org/api/1.2/patches/131668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/","msgid":"<1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-07T05:13:08","name":"RISC-V: Support extension version number 0.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131694,"url":"https://patchwork.plctlab.org/api/1.2/patches/131694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/","msgid":"<296de87b-cb6d-004e-bedc-d509c6361080@suse.com>","list_archive_url":null,"date":"2023-08-07T07:00:08","name":"RISC-V: move comment describing rules for riscv_opcodes[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/mbox/"},{"id":131805,"url":"https://patchwork.plctlab.org/api/1.2/patches/131805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/","msgid":"<20230807111029.2320238-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:04","name":"[01/45] *: Regenerate autoconf and aclocal files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/mbox/"},{"id":131802,"url":"https://patchwork.plctlab.org/api/1.2/patches/131802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/","msgid":"<20230807111029.2320238-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:05","name":"[02/45] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/mbox/"},{"id":131808,"url":"https://patchwork.plctlab.org/api/1.2/patches/131808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/","msgid":"<20230807111029.2320238-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:06","name":"[03/45] c++: source position of lambda captures [PR84471]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/mbox/"},{"id":131823,"url":"https://patchwork.plctlab.org/api/1.2/patches/131823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/","msgid":"<20230807111029.2320238-5-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:07","name":"[04/45] Updated constants from ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/mbox/"},{"id":131803,"url":"https://patchwork.plctlab.org/api/1.2/patches/131803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/","msgid":"<20230807111029.2320238-6-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:08","name":"[05/45] LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/mbox/"},{"id":131813,"url":"https://patchwork.plctlab.org/api/1.2/patches/131813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/","msgid":"<20230807111029.2320238-7-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:09","name":"[06/45] Darwin : Update libtool and dependencies for Darwin20 [PR97865]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/mbox/"},{"id":131812,"url":"https://patchwork.plctlab.org/api/1.2/patches/131812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/","msgid":"<20230807111029.2320238-8-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:10","name":"[07/45] configure: Do not build the ununsed libffi shared library.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/mbox/"},{"id":131830,"url":"https://patchwork.plctlab.org/api/1.2/patches/131830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/","msgid":"<20230807111029.2320238-9-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:11","name":"[08/45] configure: When host-shared, pass --with-pic to in-tree lib configs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/mbox/"},{"id":131821,"url":"https://patchwork.plctlab.org/api/1.2/patches/131821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/","msgid":"<20230807111029.2320238-10-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:12","name":"[09/45] configure: Implement --enable-host-pie","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/mbox/"},{"id":131817,"url":"https://patchwork.plctlab.org/api/1.2/patches/131817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/","msgid":"<20230807111029.2320238-11-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:13","name":"[10/45] configure: Only create serdep.tmp if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/mbox/"},{"id":131826,"url":"https://patchwork.plctlab.org/api/1.2/patches/131826/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/","msgid":"<20230807111029.2320238-12-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:14","name":"[11/45] configure, Darwin: Ensure overrides to host-pie are passed to gcc configure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/mbox/"},{"id":131838,"url":"https://patchwork.plctlab.org/api/1.2/patches/131838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/","msgid":"<20230807111029.2320238-13-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:15","name":"[12/45] Remove support for Intel MIC offloading","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/mbox/"},{"id":131869,"url":"https://patchwork.plctlab.org/api/1.2/patches/131869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/","msgid":"<20230807111029.2320238-14-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:16","name":"[13/45] configure: use OBJDUMP determined by libtool [PR95648]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/mbox/"},{"id":131860,"url":"https://patchwork.plctlab.org/api/1.2/patches/131860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/","msgid":"<20230807111029.2320238-15-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:17","name":"[14/45] configure: Account CXXFLAGS in gcc-plugin.m4.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/mbox/"},{"id":131840,"url":"https://patchwork.plctlab.org/api/1.2/patches/131840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/","msgid":"<20230807111029.2320238-16-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:18","name":"[15/45] Add TFLAGS to gcc'\''s GCC_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/mbox/"},{"id":131850,"url":"https://patchwork.plctlab.org/api/1.2/patches/131850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/","msgid":"<20230807111029.2320238-17-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:19","name":"[16/45] Merge modula-2 front end onto gcc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/mbox/"},{"id":131870,"url":"https://patchwork.plctlab.org/api/1.2/patches/131870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/","msgid":"<20230807111029.2320238-18-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:20","name":"[17/45] sync toplevel with GCC: drop 32b PA-RISC on HPUX in GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/mbox/"},{"id":131847,"url":"https://patchwork.plctlab.org/api/1.2/patches/131847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/","msgid":"<20230807111029.2320238-19-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:21","name":"[18/45] Fix PR bootstrap/102389: --with-build-config=bootstrap-lto is broken","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/mbox/"},{"id":131828,"url":"https://patchwork.plctlab.org/api/1.2/patches/131828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/","msgid":"<20230807111029.2320238-20-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:22","name":"[19/45] gcc: Add '\''mcf'\'' thread model support from mcfgthread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/mbox/"},{"id":131829,"url":"https://patchwork.plctlab.org/api/1.2/patches/131829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/","msgid":"<20230807111029.2320238-21-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:23","name":"[20/45] Darwin, config: Revise host config fragment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/mbox/"},{"id":131843,"url":"https://patchwork.plctlab.org/api/1.2/patches/131843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/","msgid":"<20230807111029.2320238-22-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:24","name":"[21/45] configure: Allow host fragments to react to --enable-host-shared.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/mbox/"},{"id":131873,"url":"https://patchwork.plctlab.org/api/1.2/patches/131873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/","msgid":"<20230807111029.2320238-23-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:25","name":"[22/45] mh-mingw: Set __USE_MINGW_ACCESS in missed C++ flags variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/mbox/"},{"id":131839,"url":"https://patchwork.plctlab.org/api/1.2/patches/131839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/","msgid":"<20230807111029.2320238-24-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:26","name":"[23/45] mh-mingw: drop unused BOOT_CXXFLAGS variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/mbox/"},{"id":131842,"url":"https://patchwork.plctlab.org/api/1.2/patches/131842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/","msgid":"<20230807111029.2320238-25-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:27","name":"[24/45] config-ml.in: Suppress output from multi-do recipes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/mbox/"},{"id":131939,"url":"https://patchwork.plctlab.org/api/1.2/patches/131939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/","msgid":"<20230807111029.2320238-26-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:28","name":"[25/45] Add D front-end, libphobos library, and D2 testsuite.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/mbox/"},{"id":131851,"url":"https://patchwork.plctlab.org/api/1.2/patches/131851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/","msgid":"<20230807111029.2320238-27-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:29","name":"[26/45] MSP430: Add -fno-exceptions multilib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/mbox/"},{"id":131879,"url":"https://patchwork.plctlab.org/api/1.2/patches/131879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/","msgid":"<20230807111029.2320238-28-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:30","name":"[27/45] gcc: xtensa: add XCHAL_HAVE_{CLAMPS, DEPBITS, EXCLUSIVE, XEA3} to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/mbox/"},{"id":131857,"url":"https://patchwork.plctlab.org/api/1.2/patches/131857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/","msgid":"<20230807111029.2320238-29-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:31","name":"[28/45] gcc: xtensa: add data alignment properties to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/mbox/"},{"id":131883,"url":"https://patchwork.plctlab.org/api/1.2/patches/131883/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/","msgid":"<20230807111029.2320238-30-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:32","name":"[29/45] toplevel: reconcile few divergences with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/mbox/"},{"id":131844,"url":"https://patchwork.plctlab.org/api/1.2/patches/131844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/","msgid":"<20230807111029.2320238-31-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:33","name":"[30/45] Generic configury support for shared libs on VxWorks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/mbox/"},{"id":131861,"url":"https://patchwork.plctlab.org/api/1.2/patches/131861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/","msgid":"<20230807111029.2320238-32-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:34","name":"[31/45] Fix hppa64-hpux11 build to remove source paths from embedded path.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/mbox/"},{"id":131884,"url":"https://patchwork.plctlab.org/api/1.2/patches/131884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/","msgid":"<20230807111029.2320238-33-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:35","name":"[32/45] libtool.m4: Sort output of '\''find'\'' to enable deterministic builds.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/mbox/"},{"id":131846,"url":"https://patchwork.plctlab.org/api/1.2/patches/131846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/","msgid":"<20230807111029.2320238-34-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:36","name":"[33/45,ARM/FDPIC,v6,02/24,ARM] FDPIC: Handle arm*-*-uclinuxfdpiceabi in configure scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/mbox/"},{"id":131845,"url":"https://patchwork.plctlab.org/api/1.2/patches/131845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/","msgid":"<20230807111029.2320238-35-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:37","name":"[34/45] Do not use HAVE_DOS_BASED_FILE_SYSTEM for Cygwin.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/mbox/"},{"id":131864,"url":"https://patchwork.plctlab.org/api/1.2/patches/131864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/","msgid":"<20230807111029.2320238-36-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:38","name":"[35/45] Makefile.def: drop remnants of unused libelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/mbox/"},{"id":131891,"url":"https://patchwork.plctlab.org/api/1.2/patches/131891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/","msgid":"<20230807111029.2320238-37-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:39","name":"[36/45] d: Import dmd b8384668f, druntime e6caaab9, phobos 5ab9ad256 (v2.098.0-beta.1)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/mbox/"},{"id":131876,"url":"https://patchwork.plctlab.org/api/1.2/patches/131876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/","msgid":"<20230807111029.2320238-38-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:40","name":"[37/45] Collect both user and kernel events for autofdo tests and autoprofiledbootstrap","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/mbox/"},{"id":131887,"url":"https://patchwork.plctlab.org/api/1.2/patches/131887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/","msgid":"<20230807111029.2320238-39-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:41","name":"[38/45] Fix collection and processing of autoprofile data for target libs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/mbox/"},{"id":131881,"url":"https://patchwork.plctlab.org/api/1.2/patches/131881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/","msgid":"<20230807111029.2320238-40-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:42","name":"[39/45] Fix autoprofiledbootstrap build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/mbox/"},{"id":131867,"url":"https://patchwork.plctlab.org/api/1.2/patches/131867/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/","msgid":"<20230807111029.2320238-41-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:43","name":"[40/45] Disable warnings as errors for STAGEautofeedback.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/mbox/"},{"id":131848,"url":"https://patchwork.plctlab.org/api/1.2/patches/131848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/","msgid":"<20230807111029.2320238-42-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:44","name":"[41/45] Revert \"Fix PR 67102: Add libstdc++ dependancy to libffi\" [PR67102]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/mbox/"},{"id":131892,"url":"https://patchwork.plctlab.org/api/1.2/patches/131892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/","msgid":"<20230807111029.2320238-43-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:45","name":"[42/45] PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/mbox/"},{"id":131885,"url":"https://patchwork.plctlab.org/api/1.2/patches/131885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/","msgid":"<20230807111029.2320238-44-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:46","name":"[43/45] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/mbox/"},{"id":131871,"url":"https://patchwork.plctlab.org/api/1.2/patches/131871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/","msgid":"<20230807111029.2320238-45-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:47","name":"[44/45] Use substituted GDCFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/mbox/"},{"id":131894,"url":"https://patchwork.plctlab.org/api/1.2/patches/131894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/","msgid":"<20230807111029.2320238-46-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:48","name":"[45/45] toplevel: Substitute GDCFLAGS instead of using CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/mbox/"},{"id":132289,"url":"https://patchwork.plctlab.org/api/1.2/patches/132289/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/","msgid":"<20230807172603.33596-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-07T17:26:03","name":"ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/mbox/"},{"id":132464,"url":"https://patchwork.plctlab.org/api/1.2/patches/132464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/","msgid":"<77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T00:24:04","name":"[v3,1/1] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132471,"url":"https://patchwork.plctlab.org/api/1.2/patches/132471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/","msgid":"<20230808012403.1650515-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:23:59","name":"[1/2] ld: Fix relocatable.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/mbox/"},{"id":132472,"url":"https://patchwork.plctlab.org/api/1.2/patches/132472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/","msgid":"<20230808012403.1650515-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:24:00","name":"[2/2] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/mbox/"},{"id":132498,"url":"https://patchwork.plctlab.org/api/1.2/patches/132498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"<3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T03:17:45","name":"[RFC,1/2] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132499,"url":"https://patchwork.plctlab.org/api/1.2/patches/132499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T03:17:46","name":"[RFC,2/2] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132505,"url":"https://patchwork.plctlab.org/api/1.2/patches/132505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:16:42","name":"RISC-V: Prohibit combination of '\''E'\'' and '\''H'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132506,"url":"https://patchwork.plctlab.org/api/1.2/patches/132506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:36:27","name":"RISC-V: Update ratified '\''Ztso'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132519,"url":"https://patchwork.plctlab.org/api/1.2/patches/132519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:17","name":"[1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/mbox/"},{"id":132520,"url":"https://patchwork.plctlab.org/api/1.2/patches/132520/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:18","name":"[2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/mbox/"},{"id":132524,"url":"https://patchwork.plctlab.org/api/1.2/patches/132524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/","msgid":"<780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com>","list_archive_url":null,"date":"2023-08-08T13:09:21","name":"[GAS] aarch64: Enable Cortex-A520 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/mbox/"},{"id":132526,"url":"https://patchwork.plctlab.org/api/1.2/patches/132526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-08-08T14:18:39","name":"Add basic support for RISC-V 64-bit EFI objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/mbox/"},{"id":132966,"url":"https://patchwork.plctlab.org/api/1.2/patches/132966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:13","name":"PR30724, cygwin ld performance regression since 014a602b86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/mbox/"},{"id":132968,"url":"https://patchwork.plctlab.org/api/1.2/patches/132968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:56","name":"Add ld makefile dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/mbox/"},{"id":132969,"url":"https://patchwork.plctlab.org/api/1.2/patches/132969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:25:01","name":"Rename bfd_bread and bfd_bwrite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/mbox/"},{"id":133014,"url":"https://patchwork.plctlab.org/api/1.2/patches/133014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:38","name":"[v1,1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/mbox/"},{"id":133015,"url":"https://patchwork.plctlab.org/api/1.2/patches/133015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:39","name":"[v1,2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/mbox/"},{"id":133140,"url":"https://patchwork.plctlab.org/api/1.2/patches/133140/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/","msgid":"<20230809093028.562674-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T09:30:28","name":"readelf -d RELASZ excludes .rela.plt size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/mbox/"},{"id":133301,"url":"https://patchwork.plctlab.org/api/1.2/patches/133301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/","msgid":"<4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com>","list_archive_url":null,"date":"2023-08-09T15:25:02","name":"gas: purge md_elf_section_word()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/mbox/"},{"id":133380,"url":"https://patchwork.plctlab.org/api/1.2/patches/133380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/","msgid":"<20230809175337.1108580-1-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-09T17:53:38","name":"Re-map value of NT_RISCV_CSR to not collide with the value of NT_RISCV_VECTOR in Linux kernel header file '\''include/uapi/linux/elf.h'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/mbox/"},{"id":133439,"url":"https://patchwork.plctlab.org/api/1.2/patches/133439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/","msgid":"<20230809191612.12464-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-09T19:16:12","name":"bpf: use w regs in 32-bit non-fetch atomic pseudo-c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/mbox/"},{"id":133660,"url":"https://patchwork.plctlab.org/api/1.2/patches/133660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/","msgid":"<20230810022140.3030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-10T02:21:40","name":"Make sure DW_CFA_advance_loc4 is in the same frag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/mbox/"},{"id":133676,"url":"https://patchwork.plctlab.org/api/1.2/patches/133676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:33:46","name":"warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/mbox/"},{"id":133678,"url":"https://patchwork.plctlab.org/api/1.2/patches/133678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:36:41","name":"gdb: warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/mbox/"},{"id":133701,"url":"https://patchwork.plctlab.org/api/1.2/patches/133701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T06:13:24","name":"sim --enable-cgen-maint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/mbox/"},{"id":134150,"url":"https://patchwork.plctlab.org/api/1.2/patches/134150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184828.3014191-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:28","name":"[1/2] gprofng: fix typos in get_realpath() and check_executable()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134152,"url":"https://patchwork.plctlab.org/api/1.2/patches/134152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184849.3014338-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:48","name":"[2/2] gprofng: pass gprofng location to gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134237,"url":"https://patchwork.plctlab.org/api/1.2/patches/134237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-2-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:21","name":"[v2,1/2] Reset note name of NT_RISCV_CSR to \"GDB\" to be consistent with the intent described in commit db6092f3aec43ea4d10efc5ff74274f04cdc0ad6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/mbox/"},{"id":134236,"url":"https://patchwork.plctlab.org/api/1.2/patches/134236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-3-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:22","name":"[v2,2/2] Propagate NT_RISCV_VECTOR from Linux kernel headers to binutils. The value is identical to pre-existing NT_RISCV_CSR but the note names different (NT_RISCV_CSR is \"GDB\" and NT_RISCV_VECTOR is \"CORE\")","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/mbox/"},{"id":134285,"url":"https://patchwork.plctlab.org/api/1.2/patches/134285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:12","name":"[REVIEW,ONLY,1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134286,"url":"https://patchwork.plctlab.org/api/1.2/patches/134286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:13","name":"[REVIEW,ONLY,2/2] UNRATIFIED RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134307,"url":"https://patchwork.plctlab.org/api/1.2/patches/134307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-11T04:17:33","name":"[v4] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134354,"url":"https://patchwork.plctlab.org/api/1.2/patches/134354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/","msgid":"<3d540eef-9167-1559-9414-111e6c23498d@suse.com>","list_archive_url":null,"date":"2023-08-11T08:07:50","name":"gas: make S_IS_LOCAL() and S_IS_EXTERNAL() exclusive of one another","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/mbox/"},{"id":134356,"url":"https://patchwork.plctlab.org/api/1.2/patches/134356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/","msgid":"<20230811081040.20681-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-11T08:10:40","name":"LoongArch: Enable gas sort relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/mbox/"},{"id":134490,"url":"https://patchwork.plctlab.org/api/1.2/patches/134490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/","msgid":"<57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com>","list_archive_url":null,"date":"2023-08-11T13:16:21","name":"PPC: remove indirection from struct pd_reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/mbox/"},{"id":134491,"url":"https://patchwork.plctlab.org/api/1.2/patches/134491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/","msgid":"<5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com>","list_archive_url":null,"date":"2023-08-11T13:18:30","name":"RISC-V: remove indirection from register tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/mbox/"},{"id":134557,"url":"https://patchwork.plctlab.org/api/1.2/patches/134557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/","msgid":"<1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com>","list_archive_url":null,"date":"2023-08-11T15:10:56","name":"[Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/mbox/"},{"id":134791,"url":"https://patchwork.plctlab.org/api/1.2/patches/134791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/","msgid":"<59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T01:51:02","name":"RISC-V: Add \"OP_P\" to .insn named opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134863,"url":"https://patchwork.plctlab.org/api/1.2/patches/134863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-12T10:31:37","name":"PR30715, VAX: md_create_long_jump","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/mbox/"},{"id":134906,"url":"https://patchwork.plctlab.org/api/1.2/patches/134906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/","msgid":"<846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T16:28:45","name":"RISC-V: Make \"fli.h\" available to '\''Zvfh'\'' + '\''Zfa'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/mbox/"},{"id":135114,"url":"https://patchwork.plctlab.org/api/1.2/patches/135114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/","msgid":"<20230814033336.441534-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-14T03:33:29","name":"ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/mbox/"},{"id":135158,"url":"https://patchwork.plctlab.org/api/1.2/patches/135158/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/","msgid":"<20230814064535.3228154-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-14T06:45:35","name":"[v2] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/mbox/"},{"id":135190,"url":"https://patchwork.plctlab.org/api/1.2/patches/135190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-14T08:05:11","name":"Remove fall-back prune_warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/mbox/"},{"id":135358,"url":"https://patchwork.plctlab.org/api/1.2/patches/135358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T11:56:53","name":"x86: remove indirection from bx[] and di_si[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/mbox/"},{"id":135438,"url":"https://patchwork.plctlab.org/api/1.2/patches/135438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/","msgid":"<61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com>","list_archive_url":null,"date":"2023-08-14T13:48:21","name":"[1/2] gas/ELF: allow \"inheriting\" section attributes and type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/mbox/"},{"id":135439,"url":"https://patchwork.plctlab.org/api/1.2/patches/135439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:48:56","name":"[2/2] gas/ELF: widen use of $dump_opts in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/mbox/"},{"id":135442,"url":"https://patchwork.plctlab.org/api/1.2/patches/135442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:51:43","name":"bfd: correct relocation handling for objcopy COFF -> ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/mbox/"},{"id":135648,"url":"https://patchwork.plctlab.org/api/1.2/patches/135648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/","msgid":"<20230815104821.41855-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T10:48:21","name":"MIPS: recoginze mipsisa64 as 64bit CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/mbox/"},{"id":135649,"url":"https://patchwork.plctlab.org/api/1.2/patches/135649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/","msgid":"<20230815111351.140551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T11:13:51","name":"MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/mbox/"},{"id":135676,"url":"https://patchwork.plctlab.org/api/1.2/patches/135676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-15T15:58:17","name":"[v2,Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/mbox/"},{"id":135696,"url":"https://patchwork.plctlab.org/api/1.2/patches/135696/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/","msgid":"<20230815194941.540603-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-15T19:49:41","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135713,"url":"https://patchwork.plctlab.org/api/1.2/patches/135713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/","msgid":"<20230816025135.613166-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-16T02:51:35","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135719,"url":"https://patchwork.plctlab.org/api/1.2/patches/135719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/","msgid":"<20230816044259.2675531-2-amerey@redhat.com>","list_archive_url":null,"date":"2023-08-16T04:42:52","name":"[1/7] config/debuginfod.m4: Add check for libdebuginfod 0.188","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/mbox/"},{"id":135787,"url":"https://patchwork.plctlab.org/api/1.2/patches/135787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-16T15:55:29","name":"[1/1,v2] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/mbox/"},{"id":135843,"url":"https://patchwork.plctlab.org/api/1.2/patches/135843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/","msgid":"<20230817034046.438336-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:40:46","name":"MIPS: fix readelf -S bintest test for N64 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/mbox/"},{"id":135844,"url":"https://patchwork.plctlab.org/api/1.2/patches/135844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/","msgid":"<20230817035805.551641-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:58:05","name":"MIPS: Fix binutils-all tests for r6 default triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/mbox/"},{"id":135845,"url":"https://patchwork.plctlab.org/api/1.2/patches/135845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/","msgid":"<20230817042005.2985898-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:19:44","name":"ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/mbox/"},{"id":135846,"url":"https://patchwork.plctlab.org/api/1.2/patches/135846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/","msgid":"<20230817042241.2987128-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:21:51","name":"ld: testsuite: adjust property-{3, 4{, a}, 5} test cases for glibc baseline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/mbox/"},{"id":135860,"url":"https://patchwork.plctlab.org/api/1.2/patches/135860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/","msgid":"<20230817080600.13169-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:00","name":"[COMMITTED] bpf: gas: consolidate handling of immediate overflows","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/mbox/"},{"id":135862,"url":"https://patchwork.plctlab.org/api/1.2/patches/135862/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/","msgid":"<20230817080641.13240-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:41","name":"[COMMITTED] gas: tc-sparc.c: undo spurious change in 5be1b787276d2adbe85ae7febc709ca517b62f08","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/mbox/"},{"id":135880,"url":"https://patchwork.plctlab.org/api/1.2/patches/135880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-17T12:25:36","name":"generated bfd files, and kvx regen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/mbox/"},{"id":135929,"url":"https://patchwork.plctlab.org/api/1.2/patches/135929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/","msgid":"<20230817180508.120318-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:05:04","name":"RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/mbox/"},{"id":135930,"url":"https://patchwork.plctlab.org/api/1.2/patches/135930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:34","name":"[1/4] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/mbox/"},{"id":135931,"url":"https://patchwork.plctlab.org/api/1.2/patches/135931/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:35","name":"[2/4] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/mbox/"},{"id":135932,"url":"https://patchwork.plctlab.org/api/1.2/patches/135932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:36","name":"[3/4] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/mbox/"},{"id":135933,"url":"https://patchwork.plctlab.org/api/1.2/patches/135933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:37","name":"[4/4] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/mbox/"},{"id":135980,"url":"https://patchwork.plctlab.org/api/1.2/patches/135980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/","msgid":"<20230818040710.62018-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-08-18T04:07:10","name":"[Committed] RISC-V: Report \"c or zca\" for INSN_CLASS_C when error reporting.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/mbox/"},{"id":135994,"url":"https://patchwork.plctlab.org/api/1.2/patches/135994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/","msgid":"<20230818090220.965655-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-18T09:02:20","name":"LoongArch: gas: Fix make check-gas crash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/mbox/"},{"id":136001,"url":"https://patchwork.plctlab.org/api/1.2/patches/136001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/","msgid":"<20230818095053.2340246-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-08-18T09:50:53","name":"MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/mbox/"},{"id":136082,"url":"https://patchwork.plctlab.org/api/1.2/patches/136082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/","msgid":"<20230819074518.2253226-1-shorne@gmail.com>","list_archive_url":null,"date":"2023-08-19T07:45:18","name":"sim: or1k: Eliminate dangerous RWX load segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/mbox/"},{"id":136262,"url":"https://patchwork.plctlab.org/api/1.2/patches/136262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:35","name":"[v2,1/4] MIPS: Use 64-bit ABIs by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/mbox/"},{"id":136263,"url":"https://patchwork.plctlab.org/api/1.2/patches/136263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:36","name":"[v2,2/4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/mbox/"},{"id":136264,"url":"https://patchwork.plctlab.org/api/1.2/patches/136264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:37","name":"[v2,3/4] Gold/MIPS: Drop mips*le triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/mbox/"},{"id":136265,"url":"https://patchwork.plctlab.org/api/1.2/patches/136265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:38","name":"[v2,4/4] Gold/MIPS: Add MIPS64 support for --eanble-targets option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/mbox/"},{"id":136284,"url":"https://patchwork.plctlab.org/api/1.2/patches/136284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:56","name":"[v3,1/2] Gold/MIPS: Improve MIPS support in configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/mbox/"},{"id":136285,"url":"https://patchwork.plctlab.org/api/1.2/patches/136285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:57","name":"[v3,2/2] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/mbox/"},{"id":136342,"url":"https://patchwork.plctlab.org/api/1.2/patches/136342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:05","name":"[1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136341,"url":"https://patchwork.plctlab.org/api/1.2/patches/136341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:06","name":"[2/2] RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136368,"url":"https://patchwork.plctlab.org/api/1.2/patches/136368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-21T10:42:55","name":"bfd_close_all_done bug and bfd_last_cache","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/mbox/"},{"id":136413,"url":"https://patchwork.plctlab.org/api/1.2/patches/136413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/","msgid":"<20230821170018.5704-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-21T17:00:18","name":"bpf: correct neg and neg32 instruction encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/mbox/"},{"id":136429,"url":"https://patchwork.plctlab.org/api/1.2/patches/136429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:03:13","name":"kvx-linux config","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/mbox/"},{"id":136430,"url":"https://patchwork.plctlab.org/api/1.2/patches/136430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:05:31","name":"kvx_dis_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/mbox/"},{"id":136443,"url":"https://patchwork.plctlab.org/api/1.2/patches/136443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T02:23:20","name":"objdump: file name table entry count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/mbox/"},{"id":136562,"url":"https://patchwork.plctlab.org/api/1.2/patches/136562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/","msgid":"<20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2023-08-22T16:01:42","name":"kvx: fix 32-bit build and validation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":136611,"url":"https://patchwork.plctlab.org/api/1.2/patches/136611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/","msgid":"<87wmxmu118.fsf@tromey.com>","list_archive_url":null,"date":"2023-08-22T23:09:55","name":"[gmane.comp.gdb.patches] Simplify definition of GUILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/mbox/"},{"id":136616,"url":"https://patchwork.plctlab.org/api/1.2/patches/136616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:37:20","name":"bfd_get_symbol_leading_char vs. \"\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/mbox/"},{"id":136617,"url":"https://patchwork.plctlab.org/api/1.2/patches/136617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:40:12","name":"bfd kvx formatting fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/mbox/"},{"id":136618,"url":"https://patchwork.plctlab.org/api/1.2/patches/136618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:42:03","name":"kvx bfd signed calculations and _bfd_kvx_elf_resolve_relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/mbox/"},{"id":136619,"url":"https://patchwork.plctlab.org/api/1.2/patches/136619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:43:08","name":"kvx: asan: out-of-bounds read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/mbox/"},{"id":136620,"url":"https://patchwork.plctlab.org/api/1.2/patches/136620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:44:37","name":"kvx: ubsan: integer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/mbox/"},{"id":136621,"url":"https://patchwork.plctlab.org/api/1.2/patches/136621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:46:04","name":"kvx: O_pseudo_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/mbox/"},{"id":136629,"url":"https://patchwork.plctlab.org/api/1.2/patches/136629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/","msgid":"<20230823033433.4008137-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-23T03:34:33","name":"[RFC,v3] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/mbox/"},{"id":136684,"url":"https://patchwork.plctlab.org/api/1.2/patches/136684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:20","name":"[1/4] kvx: remove kvx_elf64_linux_vec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/mbox/"},{"id":136685,"url":"https://patchwork.plctlab.org/api/1.2/patches/136685/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:21","name":"[2/4] kvx: fix handling of STB_GNU_UNIQUE symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/mbox/"},{"id":136681,"url":"https://patchwork.plctlab.org/api/1.2/patches/136681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:22","name":"[3/4] kvx: use {u,}int32_t and {u,}int64_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/mbox/"},{"id":136682,"url":"https://patchwork.plctlab.org/api/1.2/patches/136682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:23","name":"[4/4] kvx: bfd/config.bfd & ld/configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/mbox/"},{"id":136693,"url":"https://patchwork.plctlab.org/api/1.2/patches/136693/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/","msgid":"<20230823154733.276739-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-23T15:47:33","name":"x86: Fix DT_JMPREL/DT_PLTRELSZ when relocs share a section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/mbox/"},{"id":136758,"url":"https://patchwork.plctlab.org/api/1.2/patches/136758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:22:56","name":"nds32, sh, kvx: DT_JMPREL/DT_PLTRELSZ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/mbox/"},{"id":136759,"url":"https://patchwork.plctlab.org/api/1.2/patches/136759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:23:37","name":"kvx: workaround gcc-4.5 bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/mbox/"},{"id":136810,"url":"https://patchwork.plctlab.org/api/1.2/patches/136810/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230824113249.1197514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-24T11:32:49","name":"libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136889,"url":"https://patchwork.plctlab.org/api/1.2/patches/136889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T02:03:35","name":"PR30794, PowerPC gold: internal error in add_output_section_to_load","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/mbox/"},{"id":136893,"url":"https://patchwork.plctlab.org/api/1.2/patches/136893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T03:23:29","name":"Should we require GNU make in binutils?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/mbox/"},{"id":136904,"url":"https://patchwork.plctlab.org/api/1.2/patches/136904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T06:33:32","name":"som: buffer overflow writing strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/mbox/"},{"id":136915,"url":"https://patchwork.plctlab.org/api/1.2/patches/136915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/","msgid":"<7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com>","list_archive_url":null,"date":"2023-08-25T12:44:47","name":"[1/5] x86: correct source used for two non-AVX512 VEXWIG tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/mbox/"},{"id":136917,"url":"https://patchwork.plctlab.org/api/1.2/patches/136917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/","msgid":"<4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com>","list_archive_url":null,"date":"2023-08-25T12:45:28","name":"[2/5] x86: rename CpuPCLMUL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/mbox/"},{"id":136919,"url":"https://patchwork.plctlab.org/api/1.2/patches/136919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-25T12:46:44","name":"[3/5] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/mbox/"},{"id":136918,"url":"https://patchwork.plctlab.org/api/1.2/patches/136918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/","msgid":"<999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:04","name":"[4/5] x86: unindent most of set_cpu_arch()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/mbox/"},{"id":136920,"url":"https://patchwork.plctlab.org/api/1.2/patches/136920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/","msgid":"<990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:45","name":"[5/5] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/mbox/"},{"id":136921,"url":"https://patchwork.plctlab.org/api/1.2/patches/136921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/","msgid":"<8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com>","list_archive_url":null,"date":"2023-08-25T12:49:39","name":"x86: drop Size64 from VMOVQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/mbox/"},{"id":136922,"url":"https://patchwork.plctlab.org/api/1.2/patches/136922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/","msgid":"<20230825150703.3414527-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-25T15:07:03","name":"gprofng: Set LD_LIBRARY_PATH, GPROFNG_SYSCONFDIR for all tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":136929,"url":"https://patchwork.plctlab.org/api/1.2/patches/136929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/","msgid":"<20230825165333.34510-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-25T16:53:34","name":"[v2] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136949,"url":"https://patchwork.plctlab.org/api/1.2/patches/136949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T23:50:16","name":"ld .deps/*.Pc files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/mbox/"},{"id":136950,"url":"https://patchwork.plctlab.org/api/1.2/patches/136950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:26:30","name":"ld STRINGIFY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/mbox/"},{"id":136951,"url":"https://patchwork.plctlab.org/api/1.2/patches/136951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:52:00","name":"opcodes i386 and ia64 gen file warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/mbox/"},{"id":136967,"url":"https://patchwork.plctlab.org/api/1.2/patches/136967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:42:34","name":"sanity check n_numaux","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/mbox/"},{"id":136968,"url":"https://patchwork.plctlab.org/api/1.2/patches/136968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:43:42","name":"Confusion in coff_object_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/mbox/"},{"id":136969,"url":"https://patchwork.plctlab.org/api/1.2/patches/136969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:48:58","name":"comdat_hash memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/mbox/"},{"id":136983,"url":"https://patchwork.plctlab.org/api/1.2/patches/136983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T12:02:57","name":"PE dos_message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/mbox/"},{"id":136997,"url":"https://patchwork.plctlab.org/api/1.2/patches/136997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:35","name":"[committed,1/6] Gold: Add targ_extra_little_endian to configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/mbox/"},{"id":137000,"url":"https://patchwork.plctlab.org/api/1.2/patches/137000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:36","name":"[committed,2/6] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/mbox/"},{"id":137001,"url":"https://patchwork.plctlab.org/api/1.2/patches/137001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:37","name":"[committed,3/6] Gold/MIPS: Drop mips*le/mips*el* triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/mbox/"},{"id":137002,"url":"https://patchwork.plctlab.org/api/1.2/patches/137002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:38","name":"[committed,4/6] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/mbox/"},{"id":136998,"url":"https://patchwork.plctlab.org/api/1.2/patches/136998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:39","name":"[committed,5/6] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/mbox/"},{"id":136999,"url":"https://patchwork.plctlab.org/api/1.2/patches/136999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:40","name":"[committed,6/6] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/mbox/"},{"id":137004,"url":"https://patchwork.plctlab.org/api/1.2/patches/137004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/","msgid":"<20230828043243.2243555-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T04:32:43","name":"GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/mbox/"},{"id":137036,"url":"https://patchwork.plctlab.org/api/1.2/patches/137036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-28T13:43:06","name":"COFF swap_aux_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/mbox/"},{"id":137104,"url":"https://patchwork.plctlab.org/api/1.2/patches/137104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/","msgid":"<20230829054210.80928-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-08-29T05:42:11","name":"download_prerequisites: New script port from GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137112,"url":"https://patchwork.plctlab.org/api/1.2/patches/137112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/","msgid":"<87zg2a41vu.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T09:46:29","name":"RFC: Supporting SOURCE_DATE_EPOCH in ar","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/mbox/"},{"id":137119,"url":"https://patchwork.plctlab.org/api/1.2/patches/137119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/","msgid":"<87wmxd50xj.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T15:21:44","name":"RFC: Top level configure: Require a minimum version 6.8 texinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/mbox/"},{"id":137130,"url":"https://patchwork.plctlab.org/api/1.2/patches/137130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/","msgid":"<0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-30T01:38:34","name":"[1/1] RISC-V: Make XVentanaCondOps RV64 only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137131,"url":"https://patchwork.plctlab.org/api/1.2/patches/137131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:54:34","name":"binutils/dwarf.c abbrev list leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/mbox/"},{"id":137135,"url":"https://patchwork.plctlab.org/api/1.2/patches/137135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:55:01","name":"objdump: Free sorted_syms on error path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/mbox/"},{"id":137174,"url":"https://patchwork.plctlab.org/api/1.2/patches/137174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/","msgid":"<20230830155508.549330-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T15:55:08","name":"elf: Check DT_SYMTAB only on non-IR object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/mbox/"},{"id":137176,"url":"https://patchwork.plctlab.org/api/1.2/patches/137176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/","msgid":"<20230830162836.2257576-2-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:32","name":"[RFC,1/2] Revert \"Simplify @node use in BFD documentation\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/mbox/"},{"id":137175,"url":"https://patchwork.plctlab.org/api/1.2/patches/137175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/","msgid":"<20230830162836.2257576-3-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:33","name":"[RFC,2/2] Remove libbfd.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/mbox/"},{"id":137177,"url":"https://patchwork.plctlab.org/api/1.2/patches/137177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/","msgid":"<20230830173149.757103-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T17:31:49","name":"elf: Don'\''t merge sections with different SHF_LINK_ORDER","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/mbox/"},{"id":137219,"url":"https://patchwork.plctlab.org/api/1.2/patches/137219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:34:52","name":"DEFAULT_BUFFERSIZE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/mbox/"},{"id":137220,"url":"https://patchwork.plctlab.org/api/1.2/patches/137220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:35:37","name":"libbfd.texi zero size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/mbox/"},{"id":137222,"url":"https://patchwork.plctlab.org/api/1.2/patches/137222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T03:21:54","name":"[v2,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137223,"url":"https://patchwork.plctlab.org/api/1.2/patches/137223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:55","name":"[v2,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137224,"url":"https://patchwork.plctlab.org/api/1.2/patches/137224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:56","name":"[v2,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137227,"url":"https://patchwork.plctlab.org/api/1.2/patches/137227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/","msgid":"<20230831051920.788490-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-08-31T05:19:20","name":"[committed] arc: Update elfarcv2 script template","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/mbox/"},{"id":137284,"url":"https://patchwork.plctlab.org/api/1.2/patches/137284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:07:14","name":"gas OBJ_PROCESS_STAB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/mbox/"},{"id":137285,"url":"https://patchwork.plctlab.org/api/1.2/patches/137285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:12:36","name":"gas init_stab_section and get_stab_string_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/mbox/"},{"id":137286,"url":"https://patchwork.plctlab.org/api/1.2/patches/137286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:13:07","name":"vms-alpha: Free memory on failure path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/mbox/"},{"id":29,"url":"https://patchwork.plctlab.org/api/1.2/bundles/29/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":137312,"url":"https://patchwork.plctlab.org/api/1.2/patches/137312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T15:44:45","name":"elf: Adjust PR ld/30791 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/mbox/"},{"id":137316,"url":"https://patchwork.plctlab.org/api/1.2/patches/137316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/","msgid":"<20230831160909.22898-1-nicolas.boulenguez@free.fr>","list_archive_url":null,"date":"2023-08-31T16:09:09","name":"[2/2] Apply CPPFLAGS_FOR_BUILD to bfd/chew, syslex_wrap and sysinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/mbox/"},{"id":137321,"url":"https://patchwork.plctlab.org/api/1.2/patches/137321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:31","name":"[v2,1/5] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/mbox/"},{"id":137322,"url":"https://patchwork.plctlab.org/api/1.2/patches/137322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:32","name":"[v2,2/5] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/mbox/"},{"id":137323,"url":"https://patchwork.plctlab.org/api/1.2/patches/137323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:33","name":"[v2,3/5] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/mbox/"},{"id":137324,"url":"https://patchwork.plctlab.org/api/1.2/patches/137324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:34","name":"[v2,4/5] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/mbox/"},{"id":137326,"url":"https://patchwork.plctlab.org/api/1.2/patches/137326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:35","name":"[v2,5/5] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/mbox/"},{"id":137363,"url":"https://patchwork.plctlab.org/api/1.2/patches/137363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:00","name":"[1/2] Use 32/64_PCREL to replace a pair of ADD32/64 and SUB32/64.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/mbox/"},{"id":137364,"url":"https://patchwork.plctlab.org/api/1.2/patches/137364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:01","name":"[2/2] Add testcase for generation of 32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/mbox/"},{"id":137367,"url":"https://patchwork.plctlab.org/api/1.2/patches/137367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-1-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:25","name":"[1/2] Fix variable naming: ELF_CLFAGS -> ELF_CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/mbox/"},{"id":137368,"url":"https://patchwork.plctlab.org/api/1.2/patches/137368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:26","name":"[2/2] regen ld/Makefile.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137390,"url":"https://patchwork.plctlab.org/api/1.2/patches/137390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-01T12:30:09","name":"x86: restrict prefix use with .insn VEX/XOP/EVEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/mbox/"},{"id":137391,"url":"https://patchwork.plctlab.org/api/1.2/patches/137391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/","msgid":"<34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com>","list_archive_url":null,"date":"2023-09-01T12:34:17","name":"RISC-V: fold duplicate code in vector_macro()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/mbox/"},{"id":137398,"url":"https://patchwork.plctlab.org/api/1.2/patches/137398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/","msgid":"<20230901135958.186407-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-09-01T13:59:58","name":"arm: Make '\''conflicting CPU architectures'\'' error message more user-friendly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/mbox/"},{"id":137412,"url":"https://patchwork.plctlab.org/api/1.2/patches/137412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/","msgid":"<20230901200419.3277274-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-01T20:04:19","name":"Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137419,"url":"https://patchwork.plctlab.org/api/1.2/patches/137419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:05","name":"[v2,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/mbox/"},{"id":137418,"url":"https://patchwork.plctlab.org/api/1.2/patches/137418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:06","name":"[v2,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/mbox/"},{"id":137427,"url":"https://patchwork.plctlab.org/api/1.2/patches/137427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/","msgid":"<1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-03T02:42:01","name":"[1/1] RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137428,"url":"https://patchwork.plctlab.org/api/1.2/patches/137428/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-03T03:13:24","name":"[REVIEW,ONLY,1/1] RISC-V: Add stub support for the '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137441,"url":"https://patchwork.plctlab.org/api/1.2/patches/137441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/","msgid":"<20230904061257.17425-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-09-04T06:12:57","name":"RISC-V: Use the right PLT address when making a new entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/mbox/"},{"id":137472,"url":"https://patchwork.plctlab.org/api/1.2/patches/137472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:27","name":"[v3,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/mbox/"},{"id":137473,"url":"https://patchwork.plctlab.org/api/1.2/patches/137473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:28","name":"[v3,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/mbox/"},{"id":137474,"url":"https://patchwork.plctlab.org/api/1.2/patches/137474/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/","msgid":"<2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T04:02:03","name":"[COMMITTED] RISC-V: Fix typo in the testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137483,"url":"https://patchwork.plctlab.org/api/1.2/patches/137483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:51:11","name":"[v2,1/3] x86: make AES/PCMULQDQ respectively prereqs of VAES/VPCMULQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/mbox/"},{"id":137484,"url":"https://patchwork.plctlab.org/api/1.2/patches/137484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:52:06","name":"[v2,2/3] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/mbox/"},{"id":137485,"url":"https://patchwork.plctlab.org/api/1.2/patches/137485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:53:14","name":"[v2,3/3] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/mbox/"},{"id":137493,"url":"https://patchwork.plctlab.org/api/1.2/patches/137493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:35","name":"[v3,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137491,"url":"https://patchwork.plctlab.org/api/1.2/patches/137491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T09:08:36","name":"[v3,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137492,"url":"https://patchwork.plctlab.org/api/1.2/patches/137492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:37","name":"[v3,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137526,"url":"https://patchwork.plctlab.org/api/1.2/patches/137526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:52:59","name":"[1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/mbox/"},{"id":137527,"url":"https://patchwork.plctlab.org/api/1.2/patches/137527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:53:00","name":"[2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/mbox/"},{"id":137546,"url":"https://patchwork.plctlab.org/api/1.2/patches/137546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T19:35:46","name":"[users/roland/gold-charnn] gold: Use char16_t, char32_t instead of uint16_t, uint32_t as character types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/mbox/"},{"id":137550,"url":"https://patchwork.plctlab.org/api/1.2/patches/137550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/","msgid":"<20230906021658.21F102043E@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-09-06T02:16:58","name":"[committed] src-release.sh (SIM_SUPPORT_DIRS): Add libsframe, libctf/swap.h and gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/mbox/"},{"id":137597,"url":"https://patchwork.plctlab.org/api/1.2/patches/137597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/","msgid":"<20230906200134.1033297-2-pjones@redhat.com>","list_archive_url":null,"date":"2023-09-06T20:01:34","name":"Handle \"efi-app-riscv64\" and similar targets in objcopy.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/mbox/"},{"id":137601,"url":"https://patchwork.plctlab.org/api/1.2/patches/137601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-06T23:26:16","name":"PR30828, notes obstack memory corruption","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/mbox/"},{"id":137609,"url":"https://patchwork.plctlab.org/api/1.2/patches/137609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/","msgid":"<20230907035242.19190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-07T03:52:42","name":"[Committed] RISC-V: Clarify the naming rules of vendor operands.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/mbox/"},{"id":137687,"url":"https://patchwork.plctlab.org/api/1.2/patches/137687/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/","msgid":"<20230907215413.723039-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-07T21:54:13","name":"Set insn_type for branch instructions on aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137727,"url":"https://patchwork.plctlab.org/api/1.2/patches/137727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:15:20","name":"[1/3] AArch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137729,"url":"https://patchwork.plctlab.org/api/1.2/patches/137729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:20:15","name":"[2/3] aarch64: macroize archictectural feature union in SYSREG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137730,"url":"https://patchwork.plctlab.org/api/1.2/patches/137730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:22:34","name":"[3/3] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137732,"url":"https://patchwork.plctlab.org/api/1.2/patches/137732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/","msgid":"<4894a865-0398-60ba-9447-53cf58d67b4b@suse.com>","list_archive_url":null,"date":"2023-09-08T12:44:13","name":"x86: Vxy naming correction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/mbox/"},{"id":137736,"url":"https://patchwork.plctlab.org/api/1.2/patches/137736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:53:43","name":"[1/4] x86: re-order update_code_flag()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/mbox/"},{"id":137737,"url":"https://patchwork.plctlab.org/api/1.2/patches/137737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/","msgid":"<806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:02","name":"[2/4] x86: make code size vs CPU arch checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/mbox/"},{"id":137739,"url":"https://patchwork.plctlab.org/api/1.2/patches/137739/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/","msgid":"<3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:24","name":"[3/4] x86: don'\''t play with cpu_arch_flags.cpu{,no}64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/mbox/"},{"id":137738,"url":"https://patchwork.plctlab.org/api/1.2/patches/137738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:55:14","name":"[4/4] x86: fold CpuLM and Cpu64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/mbox/"},{"id":137759,"url":"https://patchwork.plctlab.org/api/1.2/patches/137759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T16:21:49","name":"[pushed] aarch64: Remove unused function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/mbox/"},{"id":137946,"url":"https://patchwork.plctlab.org/api/1.2/patches/137946/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/","msgid":"<713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-12T01:39:08","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add CLIC extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137947,"url":"https://patchwork.plctlab.org/api/1.2/patches/137947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-12T01:40:17","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/mbox/"},{"id":138212,"url":"https://patchwork.plctlab.org/api/1.2/patches/138212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:19","name":"[v2,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/mbox/"},{"id":138213,"url":"https://patchwork.plctlab.org/api/1.2/patches/138213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:20","name":"[v2,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/mbox/"},{"id":138728,"url":"https://patchwork.plctlab.org/api/1.2/patches/138728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/","msgid":"<20230913095727.1420654-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-13T09:57:29","name":"[v3] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":139350,"url":"https://patchwork.plctlab.org/api/1.2/patches/139350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/","msgid":"<20230914064235.275964-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-14T06:42:27","name":"ld: write full path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/mbox/"},{"id":140123,"url":"https://patchwork.plctlab.org/api/1.2/patches/140123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/","msgid":"<20230915035214.29178-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-15T03:52:14","name":"Avoid unused space in .rela.dyn if sec was discarded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/mbox/"},{"id":140242,"url":"https://patchwork.plctlab.org/api/1.2/patches/140242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:47:42","name":"[1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/mbox/"},{"id":140243,"url":"https://patchwork.plctlab.org/api/1.2/patches/140243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/","msgid":"<7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:06","name":"[2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/mbox/"},{"id":140244,"url":"https://patchwork.plctlab.org/api/1.2/patches/140244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/","msgid":"<737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:42","name":"[RFC,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/mbox/"},{"id":140245,"url":"https://patchwork.plctlab.org/api/1.2/patches/140245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:49:09","name":"[RFC,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/mbox/"},{"id":140261,"url":"https://patchwork.plctlab.org/api/1.2/patches/140261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:59:15","name":"[1/3] x86: correct cpu_arch_isa_flags maintenance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/mbox/"},{"id":140262,"url":"https://patchwork.plctlab.org/api/1.2/patches/140262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/","msgid":"<635f1462-9704-efca-c034-f4bc39e706f2@suse.com>","list_archive_url":null,"date":"2023-09-15T08:59:39","name":"[2/3] x86: drop cpu_arch_tune_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/mbox/"},{"id":140264,"url":"https://patchwork.plctlab.org/api/1.2/patches/140264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/","msgid":"<578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com>","list_archive_url":null,"date":"2023-09-15T09:00:01","name":"[3/3] x86: prefer VEX encodings over EVEX ones when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/mbox/"},{"id":140322,"url":"https://patchwork.plctlab.org/api/1.2/patches/140322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/","msgid":"<20230915100349.1227137-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-15T10:03:49","name":"[committed] arc: Fix alignment of the TLS Translation Control Block","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/mbox/"},{"id":140367,"url":"https://patchwork.plctlab.org/api/1.2/patches/140367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/","msgid":"<20230915111343.41093-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-15T11:13:43","name":"RISC-V: Support Tag_RISCV_x3_reg_usage.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/mbox/"},{"id":141025,"url":"https://patchwork.plctlab.org/api/1.2/patches/141025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/","msgid":"<20230916103619.819791-2-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:16","name":"[v2,1/2] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/mbox/"},{"id":141026,"url":"https://patchwork.plctlab.org/api/1.2/patches/141026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/","msgid":"<20230916103619.819791-3-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:17","name":"[v2,2/2] ld: write full paths to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/mbox/"},{"id":141332,"url":"https://patchwork.plctlab.org/api/1.2/patches/141332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/","msgid":"<20230918100021.787453-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-18T10:00:21","name":"[v3] Add support for \"pcaddi rd, symbol\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/mbox/"},{"id":141352,"url":"https://patchwork.plctlab.org/api/1.2/patches/141352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/","msgid":"<20230918105332.2682211-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-09-18T10:53:32","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/mbox/"},{"id":141532,"url":"https://patchwork.plctlab.org/api/1.2/patches/141532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/","msgid":"<20230918194226.1200853-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-18T19:42:23","name":"[v3] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/mbox/"},{"id":141711,"url":"https://patchwork.plctlab.org/api/1.2/patches/141711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/","msgid":"<20230919070121.1489019-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-19T07:01:21","name":"RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/mbox/"},{"id":141728,"url":"https://patchwork.plctlab.org/api/1.2/patches/141728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/","msgid":"<20230919081250.2496254-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:44","name":"[1/7] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/mbox/"},{"id":141725,"url":"https://patchwork.plctlab.org/api/1.2/patches/141725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/","msgid":"<20230919081250.2496254-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:45","name":"[2/7] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/mbox/"},{"id":141733,"url":"https://patchwork.plctlab.org/api/1.2/patches/141733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/","msgid":"<20230919081250.2496254-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:46","name":"[3/7] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/mbox/"},{"id":141726,"url":"https://patchwork.plctlab.org/api/1.2/patches/141726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/","msgid":"<20230919081250.2496254-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:47","name":"[4/7] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/mbox/"},{"id":141732,"url":"https://patchwork.plctlab.org/api/1.2/patches/141732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/","msgid":"<20230919081250.2496254-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:48","name":"[5/7] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/mbox/"},{"id":141729,"url":"https://patchwork.plctlab.org/api/1.2/patches/141729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/","msgid":"<20230919081250.2496254-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:49","name":"[6/7] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/mbox/"},{"id":141730,"url":"https://patchwork.plctlab.org/api/1.2/patches/141730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/","msgid":"<20230919081250.2496254-8-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:50","name":"[7/7] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/mbox/"},{"id":141877,"url":"https://patchwork.plctlab.org/api/1.2/patches/141877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/","msgid":"<20230919125633.491660-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:29","name":"[3/7] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/mbox/"},{"id":141879,"url":"https://patchwork.plctlab.org/api/1.2/patches/141879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/","msgid":"<20230919125633.491660-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:30","name":"[4/7] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/mbox/"},{"id":141881,"url":"https://patchwork.plctlab.org/api/1.2/patches/141881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/","msgid":"<20230919125633.491660-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:33","name":"[7/7] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/mbox/"},{"id":141965,"url":"https://patchwork.plctlab.org/api/1.2/patches/141965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/","msgid":"<20230919152527.497773-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:20","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/mbox/"},{"id":141962,"url":"https://patchwork.plctlab.org/api/1.2/patches/141962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/","msgid":"<20230919152527.497773-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:21","name":"[2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/mbox/"},{"id":141964,"url":"https://patchwork.plctlab.org/api/1.2/patches/141964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/","msgid":"<20230919152527.497773-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:22","name":"[3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/mbox/"},{"id":141968,"url":"https://patchwork.plctlab.org/api/1.2/patches/141968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/","msgid":"<20230919152527.497773-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:23","name":"[4/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/mbox/"},{"id":141963,"url":"https://patchwork.plctlab.org/api/1.2/patches/141963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/","msgid":"<20230919152527.497773-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:24","name":"[5/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/mbox/"},{"id":141966,"url":"https://patchwork.plctlab.org/api/1.2/patches/141966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/","msgid":"<20230919152527.497773-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:25","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/mbox/"},{"id":141969,"url":"https://patchwork.plctlab.org/api/1.2/patches/141969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/","msgid":"<20230919152527.497773-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:26","name":"[7/8] Support APX NF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/mbox/"},{"id":141967,"url":"https://patchwork.plctlab.org/api/1.2/patches/141967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/","msgid":"<20230919152527.497773-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:27","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/mbox/"},{"id":141977,"url":"https://patchwork.plctlab.org/api/1.2/patches/141977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:44:26","name":"[v2,1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/mbox/"},{"id":141978,"url":"https://patchwork.plctlab.org/api/1.2/patches/141978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:45:02","name":"[v2,2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/mbox/"},{"id":141979,"url":"https://patchwork.plctlab.org/api/1.2/patches/141979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/","msgid":"<82732557-00aa-9532-b27b-3669c93ba706@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:31","name":"[v2,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/mbox/"},{"id":141982,"url":"https://patchwork.plctlab.org/api/1.2/patches/141982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/","msgid":"<4dacf33d-8770-775c-cfee-8741d159e08d@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:59","name":"[v2,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/mbox/"},{"id":142109,"url":"https://patchwork.plctlab.org/api/1.2/patches/142109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:15","name":"readelf.c '\''ext'\'' may be used uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/mbox/"},{"id":142110,"url":"https://patchwork.plctlab.org/api/1.2/patches/142110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:44","name":"elf-attrs.c memory allocation fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/mbox/"},{"id":142284,"url":"https://patchwork.plctlab.org/api/1.2/patches/142284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/","msgid":"<20230920083124.2072273-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-20T08:31:26","name":"[v2] RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/mbox/"},{"id":142635,"url":"https://patchwork.plctlab.org/api/1.2/patches/142635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:53","name":"[RFC,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/mbox/"},{"id":142636,"url":"https://patchwork.plctlab.org/api/1.2/patches/142636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:54","name":"[RFC,2/9] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/mbox/"},{"id":142639,"url":"https://patchwork.plctlab.org/api/1.2/patches/142639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:55","name":"[RFC,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/mbox/"},{"id":142637,"url":"https://patchwork.plctlab.org/api/1.2/patches/142637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:56","name":"[RFC,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/mbox/"},{"id":142640,"url":"https://patchwork.plctlab.org/api/1.2/patches/142640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:57","name":"[RFC,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/mbox/"},{"id":142643,"url":"https://patchwork.plctlab.org/api/1.2/patches/142643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:58","name":"[RFC,6/9] gas: dw2gencfi: ignore all .cfi_* directives with --scfi=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/mbox/"},{"id":142638,"url":"https://patchwork.plctlab.org/api/1.2/patches/142638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:59","name":"[RFC,7/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/mbox/"},{"id":142641,"url":"https://patchwork.plctlab.org/api/1.2/patches/142641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:00","name":"[RFC,8/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/mbox/"},{"id":142642,"url":"https://patchwork.plctlab.org/api/1.2/patches/142642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:01","name":"[RFC,9/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/mbox/"},{"id":142708,"url":"https://patchwork.plctlab.org/api/1.2/patches/142708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/","msgid":"<20230921031348.291150-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-21T03:13:48","name":"gprofng: 30834 improve disassembly output for call and branch instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":142793,"url":"https://patchwork.plctlab.org/api/1.2/patches/142793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/","msgid":"<20230921101141.2518818-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:36","name":"[1/6] Support {evex} pseudo prefix for decode evex promoted insns without egpr32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/mbox/"},{"id":142790,"url":"https://patchwork.plctlab.org/api/1.2/patches/142790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/","msgid":"<20230921101141.2518818-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:37","name":"[2/6] Disable pseudo prefix {rex2} for illegal instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/mbox/"},{"id":142791,"url":"https://patchwork.plctlab.org/api/1.2/patches/142791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/","msgid":"<20230921101141.2518818-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:38","name":"[3/6] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/mbox/"},{"id":142792,"url":"https://patchwork.plctlab.org/api/1.2/patches/142792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/","msgid":"<20230921101141.2518818-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:39","name":"[4/6] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/mbox/"},{"id":142789,"url":"https://patchwork.plctlab.org/api/1.2/patches/142789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/","msgid":"<20230921101141.2518818-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:40","name":"[5/6] For","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/mbox/"},{"id":142788,"url":"https://patchwork.plctlab.org/api/1.2/patches/142788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/","msgid":"<20230921101141.2518818-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:41","name":"[6/6] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/mbox/"},{"id":142803,"url":"https://patchwork.plctlab.org/api/1.2/patches/142803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/","msgid":"","list_archive_url":null,"date":"2023-09-21T14:31:16","name":"Add support to readelf for the PT_OPENBSD_NOBTCFI segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/mbox/"},{"id":143238,"url":"https://patchwork.plctlab.org/api/1.2/patches/143238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-22T07:52:02","name":"[1/2] x86-64: fix suffix-less PUSH of symbol address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/mbox/"},{"id":143239,"url":"https://patchwork.plctlab.org/api/1.2/patches/143239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/","msgid":"<25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com>","list_archive_url":null,"date":"2023-09-22T07:52:28","name":"[2/2] x86-64: REX.W overrides DATA_PREFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/mbox/"},{"id":144048,"url":"https://patchwork.plctlab.org/api/1.2/patches/144048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/","msgid":"<20230924065328.309229-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-24T06:53:28","name":"LoongArch/GAS: Add support for branch relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/mbox/"},{"id":144240,"url":"https://patchwork.plctlab.org/api/1.2/patches/144240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/","msgid":"<20230925073356.298215-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T07:33:56","name":"[committed] arc: Update binutils arc predicate for tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/mbox/"},{"id":144268,"url":"https://patchwork.plctlab.org/api/1.2/patches/144268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-09-25T08:19:57","name":"RISC-V: Protect .got with relro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/mbox/"},{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144301,"url":"https://patchwork.plctlab.org/api/1.2/patches/144301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/","msgid":"<20230925083547.432083-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:44","name":"[committed,07/10] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"},{"id":144316,"url":"https://patchwork.plctlab.org/api/1.2/patches/144316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925092244.3449756-1-neal.frager@amd.com/","msgid":"<20230925092244.3449756-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T09:22:44","name":"[v1,1/1] opcodes: microblaze: Add wdc.ext.clear and wdc.ext.flush insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925092244.3449756-1-neal.frager@amd.com/mbox/"},{"id":144356,"url":"https://patchwork.plctlab.org/api/1.2/patches/144356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925101248.3482870-1-neal.frager@amd.com/","msgid":"<20230925101248.3482870-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T10:12:48","name":"[v1,1/1] gas: microblaze: Add mlittle-endian and mbig-endian flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925101248.3482870-1-neal.frager@amd.com/mbox/"},{"id":144403,"url":"https://patchwork.plctlab.org/api/1.2/patches/144403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925122243.485499-1-claziss@gmail.com/","msgid":"<20230925122243.485499-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T12:22:43","name":"[committed] arc: Update bfd arc pattern file to allow enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925122243.485499-1-claziss@gmail.com/mbox/"},{"id":144407,"url":"https://patchwork.plctlab.org/api/1.2/patches/144407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com/","msgid":"<73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com>","list_archive_url":null,"date":"2023-09-25T12:37:42","name":"x86: tighten .insn SAE and broadcast checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73d3228b-1cf8-2bc9-bf50-d14055241b3b@suse.com/mbox/"},{"id":144449,"url":"https://patchwork.plctlab.org/api/1.2/patches/144449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925144132.3655699-1-neal.frager@amd.com/","msgid":"<20230925144132.3655699-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-25T14:41:32","name":"[v1,1/1] bfd: elflink: upstream change to garbage collection sweep causes mb regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925144132.3655699-1-neal.frager@amd.com/mbox/"},{"id":144472,"url":"https://patchwork.plctlab.org/api/1.2/patches/144472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925153247.908901-3-arsen@aarsen.me/","msgid":"<20230925153247.908901-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-25T15:13:41","name":"[2/2] *: suppress xgettext 0.22 charset name error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925153247.908901-3-arsen@aarsen.me/mbox/"},{"id":144564,"url":"https://patchwork.plctlab.org/api/1.2/patches/144564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-2-richard.sandiford@arm.com/","msgid":"<20230925202647.2049600-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-09-25T20:26:46","name":"[1/2] aarch64: Restructure feature flag handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-2-richard.sandiford@arm.com/mbox/"},{"id":144563,"url":"https://patchwork.plctlab.org/api/1.2/patches/144563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-3-richard.sandiford@arm.com/","msgid":"<20230925202647.2049600-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-09-25T20:26:47","name":"[2/2] aarch64: Allow feature flags to occupy >64 bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925202647.2049600-3-richard.sandiford@arm.com/mbox/"},{"id":144664,"url":"https://patchwork.plctlab.org/api/1.2/patches/144664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-3-arsen@aarsen.me/","msgid":"<20230926004300.1716711-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-26T00:17:33","name":"[v2,1/2] *: add modern gettext support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-3-arsen@aarsen.me/mbox/"},{"id":144663,"url":"https://patchwork.plctlab.org/api/1.2/patches/144663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-4-arsen@aarsen.me/","msgid":"<20230926004300.1716711-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-09-26T00:17:34","name":"[v2,2/2] *: suppress xgettext 0.22 charset name error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926004300.1716711-4-arsen@aarsen.me/mbox/"},{"id":144717,"url":"https://patchwork.plctlab.org/api/1.2/patches/144717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926050606.16364-1-neal.frager@amd.com/","msgid":"<20230926050606.16364-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-26T05:06:06","name":"[v1,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926050606.16364-1-neal.frager@amd.com/mbox/"},{"id":144823,"url":"https://patchwork.plctlab.org/api/1.2/patches/144823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926112035.2692284-1-yunqiang.su@cipunited.com/","msgid":"<20230926112035.2692284-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-26T11:20:35","name":"[v2] GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926112035.2692284-1-yunqiang.su@cipunited.com/mbox/"},{"id":144873,"url":"https://patchwork.plctlab.org/api/1.2/patches/144873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926124637.683385-1-neal.frager@amd.com/","msgid":"<20230926124637.683385-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-26T12:46:37","name":"[v1,1/1] gas: microblaze: fixing constant range check issue","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926124637.683385-1-neal.frager@amd.com/mbox/"},{"id":144964,"url":"https://patchwork.plctlab.org/api/1.2/patches/144964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926161354.312545-1-hjl.tools@gmail.com/","msgid":"<20230926161354.312545-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-26T16:13:54","name":"x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926161354.312545-1-hjl.tools@gmail.com/mbox/"},{"id":144986,"url":"https://patchwork.plctlab.org/api/1.2/patches/144986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926172848.1123514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230926172848.1123514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-26T17:28:49","name":"[v4] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230926172848.1123514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":145327,"url":"https://patchwork.plctlab.org/api/1.2/patches/145327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB5914E1FBFD4DE046CC1F80E880C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-09-27T11:20:09","name":"RISC-V: Add support for numbered ISA mapping strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB5914E1FBFD4DE046CC1F80E880C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":145358,"url":"https://patchwork.plctlab.org/api/1.2/patches/145358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB591487CCBB57E75FE05F23AF80C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-09-27T12:42:55","name":"[v2] RISC-V: Add support for numbered ISA mapping strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB591487CCBB57E75FE05F23AF80C2A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":145362,"url":"https://patchwork.plctlab.org/api/1.2/patches/145362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927124918.1584074-1-neal.frager@amd.com/","msgid":"<20230927124918.1584074-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T12:49:18","name":"[v1,1/1] bfd: microblaze: Fix bug in TLSTPREL Relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927124918.1584074-1-neal.frager@amd.com/mbox/"},{"id":145374,"url":"https://patchwork.plctlab.org/api/1.2/patches/145374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927132130.1604555-1-neal.frager@amd.com/","msgid":"<20230927132130.1604555-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T13:21:30","name":"[v1,1/1] gas: expr: fix support .long 0U and .long 0u","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927132130.1604555-1-neal.frager@amd.com/mbox/"},{"id":145385,"url":"https://patchwork.plctlab.org/api/1.2/patches/145385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927134821.1621734-1-neal.frager@amd.com/","msgid":"<20230927134821.1621734-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T13:48:21","name":"[v1,1/1] ld: microblaze: Add error detail for mxl-gp-opt flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927134821.1621734-1-neal.frager@amd.com/mbox/"},{"id":145405,"url":"https://patchwork.plctlab.org/api/1.2/patches/145405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927144833.1671892-1-neal.frager@amd.com/","msgid":"<20230927144833.1671892-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-27T14:48:33","name":"[v2,1/1] gas: microblaze: Add mlittle-endian and mbig-endian flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927144833.1671892-1-neal.frager@amd.com/mbox/"},{"id":145427,"url":"https://patchwork.plctlab.org/api/1.2/patches/145427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd926ca7-c7cb-5e37-51dc-43adbf6522c3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:47:27","name":"[01/11] x86: record flag_code in tc_frag_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd926ca7-c7cb-5e37-51dc-43adbf6522c3@suse.com/mbox/"},{"id":145429,"url":"https://patchwork.plctlab.org/api/1.2/patches/145429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com/","msgid":"<85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com>","list_archive_url":null,"date":"2023-09-27T15:48:15","name":"[02/11] x86: i386_generate_nops() may not derive decisions from global variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85a2958d-3a80-7bbc-ffa3-4078f34eeef2@suse.com/mbox/"},{"id":145430,"url":"https://patchwork.plctlab.org/api/1.2/patches/145430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com/","msgid":"<01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com>","list_archive_url":null,"date":"2023-09-27T15:48:56","name":"[03/11] x86: don'\''t use 32-bit LEA as NOP surrogate in 64-bit code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01bf39b2-f63d-307c-70e5-0ed48ec0bf48@suse.com/mbox/"},{"id":145431,"url":"https://patchwork.plctlab.org/api/1.2/patches/145431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/829df523-3632-abd6-daaa-d42eaa82fe37@suse.com/","msgid":"<829df523-3632-abd6-daaa-d42eaa82fe37@suse.com>","list_archive_url":null,"date":"2023-09-27T15:49:31","name":"[04/11] x86: don'\''t use operand size override with NOP in 16-bit code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/829df523-3632-abd6-daaa-d42eaa82fe37@suse.com/mbox/"},{"id":145433,"url":"https://patchwork.plctlab.org/api/1.2/patches/145433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a0856079-0bf9-20d7-bd62-8f5f20584251@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:50:17","name":"[05/11] x86: respect \".arch nonop\" when selecting which NOPs to emit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a0856079-0bf9-20d7-bd62-8f5f20584251@suse.com/mbox/"},{"id":145437,"url":"https://patchwork.plctlab.org/api/1.2/patches/145437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com/","msgid":"<02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com>","list_archive_url":null,"date":"2023-09-27T15:50:40","name":"[06/11] x86: i686 != PentiumPro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02623925-0b8f-4699-34d1-0ecc03dd2d9c@suse.com/mbox/"},{"id":145435,"url":"https://patchwork.plctlab.org/api/1.2/patches/145435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a2094e46-7176-c139-7d1f-8659032b0829@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:51:07","name":"[07/11] x86: don'\''t record full i386_cpu_flags in struct i386_tc_frag_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a2094e46-7176-c139-7d1f-8659032b0829@suse.com/mbox/"},{"id":145439,"url":"https://patchwork.plctlab.org/api/1.2/patches/145439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com/","msgid":"<743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com>","list_archive_url":null,"date":"2023-09-27T15:51:38","name":"[08/11] x86: add a few more NOP patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/743c244b-fb1a-3f41-3cdf-f144c6bec1bd@suse.com/mbox/"},{"id":145438,"url":"https://patchwork.plctlab.org/api/1.2/patches/145438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5e9a399-ea6c-5dd1-d7b0-79a01083d607@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:52:08","name":"[09/11] x86: fold a few of the \"alternative\" NOP patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5e9a399-ea6c-5dd1-d7b0-79a01083d607@suse.com/mbox/"},{"id":145440,"url":"https://patchwork.plctlab.org/api/1.2/patches/145440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff932263-c125-fd8b-41e7-66ba39c9fa84@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-27T15:52:40","name":"[10/11] x86: fold NOP testcase expectations where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff932263-c125-fd8b-41e7-66ba39c9fa84@suse.com/mbox/"},{"id":145441,"url":"https://patchwork.plctlab.org/api/1.2/patches/145441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e35142f-eb0f-7308-e241-407e136390c8@suse.com/","msgid":"<8e35142f-eb0f-7308-e241-407e136390c8@suse.com>","list_archive_url":null,"date":"2023-09-27T15:53:16","name":"[11/11] gas: make .nops output visible in listing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e35142f-eb0f-7308-e241-407e136390c8@suse.com/mbox/"},{"id":145442,"url":"https://patchwork.plctlab.org/api/1.2/patches/145442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927155322.3442647-1-lili.cui@intel.com/","msgid":"<20230927155322.3442647-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-27T15:53:22","name":"[V2,1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927155322.3442647-1-lili.cui@intel.com/mbox/"},{"id":145490,"url":"https://patchwork.plctlab.org/api/1.2/patches/145490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927171913.5870-1-hjl.tools@gmail.com/","msgid":"<20230927171913.5870-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-27T17:19:13","name":"[v2] x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230927171913.5870-1-hjl.tools@gmail.com/mbox/"},{"id":145732,"url":"https://patchwork.plctlab.org/api/1.2/patches/145732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928041939.2238068-1-neal.frager@amd.com/","msgid":"<20230928041939.2238068-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-28T04:19:39","name":"[v1,1/1] opcodes: microblaze: Add hibernate and suspend instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928041939.2238068-1-neal.frager@amd.com/mbox/"},{"id":145751,"url":"https://patchwork.plctlab.org/api/1.2/patches/145751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928055737.2306715-1-neal.frager@amd.com/","msgid":"<20230928055737.2306715-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-09-28T05:57:37","name":"[v1,1/1] ld: microblaze: ignore rwx segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928055737.2306715-1-neal.frager@amd.com/mbox/"},{"id":145841,"url":"https://patchwork.plctlab.org/api/1.2/patches/145841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-1-cailulu@loongson.cn/","msgid":"<20230928080153.3626326-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-28T08:01:52","name":"[1/2] as: add option for generate R_LARCH_32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-1-cailulu@loongson.cn/mbox/"},{"id":145842,"url":"https://patchwork.plctlab.org/api/1.2/patches/145842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-2-cailulu@loongson.cn/","msgid":"<20230928080153.3626326-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-28T08:01:53","name":"[2/2] Add testsuits for new assembler option of mthin-add-sub.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928080153.3626326-2-cailulu@loongson.cn/mbox/"},{"id":146150,"url":"https://patchwork.plctlab.org/api/1.2/patches/146150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928142256.26768-1-simon.marchi@efficios.com/","msgid":"<20230928142256.26768-1-simon.marchi@efficios.com>","list_archive_url":null,"date":"2023-09-28T14:22:42","name":"bfd, binutils: add gfx11 amdgpu architectures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928142256.26768-1-simon.marchi@efficios.com/mbox/"},{"id":146178,"url":"https://patchwork.plctlab.org/api/1.2/patches/146178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928153830.28922-1-hjl.tools@gmail.com/","msgid":"<20230928153830.28922-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-09-28T15:38:30","name":"[v3] x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230928153830.28922-1-hjl.tools@gmail.com/mbox/"},{"id":146607,"url":"https://patchwork.plctlab.org/api/1.2/patches/146607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-2-yunqiang.su@cipunited.com/","msgid":"<20230929150526.3149431-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-29T15:05:25","name":"[v3,1/2] GAS/MIPS: Convert module-defer-warn2 to .d format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-2-yunqiang.su@cipunited.com/mbox/"},{"id":146609,"url":"https://patchwork.plctlab.org/api/1.2/patches/146609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-3-yunqiang.su@cipunited.com/","msgid":"<20230929150526.3149431-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-09-29T15:05:26","name":"[v3,2/2] GAS/MIPS: Add module-defer-warn2-r2 testcase for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230929150526.3149431-3-yunqiang.su@cipunited.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/mbox/"},{"id":33,"url":"https://patchwork.plctlab.org/api/1.2/bundles/33/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":147179,"url":"https://patchwork.plctlab.org/api/1.2/patches/147179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-2-mary.bennett@embecosm.com/","msgid":"<20231002020206.1635423-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-10-02T02:02:05","name":"[v3,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-2-mary.bennett@embecosm.com/mbox/"},{"id":147180,"url":"https://patchwork.plctlab.org/api/1.2/patches/147180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-3-mary.bennett@embecosm.com/","msgid":"<20231002020206.1635423-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-10-02T02:02:06","name":"[v3,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231002020206.1635423-3-mary.bennett@embecosm.com/mbox/"},{"id":147269,"url":"https://patchwork.plctlab.org/api/1.2/patches/147269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87leclp5uk.fsf@redhat.com/","msgid":"<87leclp5uk.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-02T12:27:15","name":"Commit: Use bfd_get_current_time more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87leclp5uk.fsf@redhat.com/mbox/"},{"id":147794,"url":"https://patchwork.plctlab.org/api/1.2/patches/147794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com/","msgid":"<0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com>","list_archive_url":null,"date":"2023-10-03T09:35:04","name":"[BINUTILS] aarch64: Enable Cortex-X4 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0fd3707c-65e9-4c39-b588-1e9ff678605d@arm.com/mbox/"},{"id":147807,"url":"https://patchwork.plctlab.org/api/1.2/patches/147807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-2-victor.donascimento@arm.com/","msgid":"<20231003105338.1812768-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-03T10:51:57","name":"[v2,1/2] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-2-victor.donascimento@arm.com/mbox/"},{"id":147808,"url":"https://patchwork.plctlab.org/api/1.2/patches/147808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-3-victor.donascimento@arm.com/","msgid":"<20231003105338.1812768-3-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-03T10:51:58","name":"[v2,2/2] aarch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003105338.1812768-3-victor.donascimento@arm.com/mbox/"},{"id":147848,"url":"https://patchwork.plctlab.org/api/1.2/patches/147848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2310031233470.2129@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-10-03T11:56:33","name":"[committed,v3] MIPS: Fix `readelf -S bintest'\'' test for n64 targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2310031233470.2129@angie.orcam.me.uk/mbox/"},{"id":147915,"url":"https://patchwork.plctlab.org/api/1.2/patches/147915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003144904.1690514-1-neal.frager@amd.com/","msgid":"<20231003144904.1690514-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-03T14:49:04","name":"[v2,1/1] opcodes: microblaze: Add hibernate and suspend instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231003144904.1690514-1-neal.frager@amd.com/mbox/"},{"id":148313,"url":"https://patchwork.plctlab.org/api/1.2/patches/148313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com/","msgid":"<637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com>","list_archive_url":null,"date":"2023-10-04T13:48:41","name":"[v2,BINUTILS] aarch64: Enable Cortex-X4 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637e7fac-b40e-4741-95a8-ef310f4d3812@arm.com/mbox/"},{"id":148443,"url":"https://patchwork.plctlab.org/api/1.2/patches/148443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231004173640.4007006-1-neal.frager@amd.com/","msgid":"<20231004173640.4007006-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-04T17:36:40","name":"[v1,1/1] opcodes: microblaze: Add address extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231004173640.4007006-1-neal.frager@amd.com/mbox/"},{"id":148586,"url":"https://patchwork.plctlab.org/api/1.2/patches/148586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com/","msgid":"<1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com>","list_archive_url":null,"date":"2023-10-04T22:09:35","name":"[RFA] Fix for mcore simulator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d854df9-b28c-41eb-af7c-e3a423885558@gmail.com/mbox/"},{"id":148662,"url":"https://patchwork.plctlab.org/api/1.2/patches/148662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005014214.1457876-1-vladimir.mezentsev@oracle.com/","msgid":"<20231005014214.1457876-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-05T01:42:14","name":"gprofng: 30894 bison should be no hard dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005014214.1457876-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":148675,"url":"https://patchwork.plctlab.org/api/1.2/patches/148675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005083920.2676339-1-torbjorn.svensson@foss.st.com/","msgid":"<20231005083920.2676339-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-05T08:39:21","name":"[v5] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005083920.2676339-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":148690,"url":"https://patchwork.plctlab.org/api/1.2/patches/148690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005125103.1330807-1-neal.frager@amd.com/","msgid":"<20231005125103.1330807-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-05T12:51:03","name":"[v2,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231005125103.1330807-1-neal.frager@amd.com/mbox/"},{"id":149118,"url":"https://patchwork.plctlab.org/api/1.2/patches/149118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006052847.2012640-1-vladimir.mezentsev@oracle.com/","msgid":"<20231006052847.2012640-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-06T05:28:47","name":"gprofng: 30910 cross test fail: can'\''t read \"CHECK_TARGET\": no such variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006052847.2012640-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":149316,"url":"https://patchwork.plctlab.org/api/1.2/patches/149316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bab49cf8bb040a1c8f43a741e076ebb97135e06a.1696608163.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-10-06T16:03:35","name":"bfd: add new bfd_cache_size() function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bab49cf8bb040a1c8f43a741e076ebb97135e06a.1696608163.git.aburgess@redhat.com/mbox/"},{"id":149368,"url":"https://patchwork.plctlab.org/api/1.2/patches/149368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-2-tdevries@suse.de/","msgid":"<20231006174942.27361-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-06T17:49:41","name":"[1/2,gdb/symtab] Add name_of_main and language_of_main to the DWARF index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-2-tdevries@suse.de/mbox/"},{"id":149367,"url":"https://patchwork.plctlab.org/api/1.2/patches/149367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-3-tdevries@suse.de/","msgid":"<20231006174942.27361-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-06T17:49:42","name":"[2/2,readelf] Handle .gdb_index section version 9","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231006174942.27361-3-tdevries@suse.de/mbox/"},{"id":149518,"url":"https://patchwork.plctlab.org/api/1.2/patches/149518/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007071110.401935-1-neal.frager@amd.com/","msgid":"<20231007071110.401935-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-07T07:11:10","name":"[v1,1/1] bfd: microblaze: Fix automated build errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007071110.401935-1-neal.frager@amd.com/mbox/"},{"id":149597,"url":"https://patchwork.plctlab.org/api/1.2/patches/149597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007154838.3273803-1-yunqiang.su@cipunited.com/","msgid":"<20231007154838.3273803-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-10-07T15:48:38","name":"[v4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007154838.3273803-1-yunqiang.su@cipunited.com/mbox/"},{"id":149652,"url":"https://patchwork.plctlab.org/api/1.2/patches/149652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007220105.818599-1-mark@klomp.org/","msgid":"<20231007220105.818599-1-mark@klomp.org>","list_archive_url":null,"date":"2023-10-07T22:01:05","name":"microblaze: fix build error on 32-bit hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231007220105.818599-1-mark@klomp.org/mbox/"},{"id":149809,"url":"https://patchwork.plctlab.org/api/1.2/patches/149809/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009021109.2980562-1-cailulu@loongson.cn/","msgid":"<20231009021109.2980562-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-09T02:11:09","name":"as: fixed internal error when immediate value of relocation overflow.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009021109.2980562-1-cailulu@loongson.cn/mbox/"},{"id":149851,"url":"https://patchwork.plctlab.org/api/1.2/patches/149851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009070931.3437078-1-yunqiang.su@cipunited.com/","msgid":"<20231009070931.3437078-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-10-09T07:09:31","name":"[v2] GAS/MIPS: Add mips16-e-irix.d testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009070931.3437078-1-yunqiang.su@cipunited.com/mbox/"},{"id":150073,"url":"https://patchwork.plctlab.org/api/1.2/patches/150073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009125144.377940-1-neal.frager@amd.com/","msgid":"<20231009125144.377940-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-09T12:51:44","name":"[v3,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009125144.377940-1-neal.frager@amd.com/mbox/"},{"id":150132,"url":"https://patchwork.plctlab.org/api/1.2/patches/150132/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009144438.3687687-1-torbjorn.svensson@foss.st.com/","msgid":"<20231009144438.3687687-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-09T14:44:39","name":"[v6] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009144438.3687687-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":150139,"url":"https://patchwork.plctlab.org/api/1.2/patches/150139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009151146.3818141-1-torbjorn.svensson@foss.st.com/","msgid":"<20231009151146.3818141-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-09T15:11:47","name":"[v7] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231009151146.3818141-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":150488,"url":"https://patchwork.plctlab.org/api/1.2/patches/150488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010062039.2021349-1-neal.frager@amd.com/","msgid":"<20231010062039.2021349-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-10T06:20:39","name":"[v4,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010062039.2021349-1-neal.frager@amd.com/mbox/"},{"id":150493,"url":"https://patchwork.plctlab.org/api/1.2/patches/150493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010063635.2800937-1-ying.huang@oss.cipunited.com/","msgid":"<20231010063635.2800937-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-10-10T06:36:35","name":"[v2] MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010063635.2800937-1-ying.huang@oss.cipunited.com/mbox/"},{"id":150519,"url":"https://patchwork.plctlab.org/api/1.2/patches/150519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010072401.1383177-1-lin1.hu@intel.com/","msgid":"<20231010072401.1383177-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-10T07:24:01","name":"Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010072401.1383177-1-lin1.hu@intel.com/mbox/"},{"id":150531,"url":"https://patchwork.plctlab.org/api/1.2/patches/150531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010075906.2185416-1-neal.frager@amd.com/","msgid":"<20231010075906.2185416-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-10T07:59:06","name":"[v5,1/1] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010075906.2185416-1-neal.frager@amd.com/mbox/"},{"id":150689,"url":"https://patchwork.plctlab.org/api/1.2/patches/150689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5UPzPo8pGJYs/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:45:20","name":"asan: invalid free in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5UPzPo8pGJYs/@squeak.grove.modra.org/mbox/"},{"id":150690,"url":"https://patchwork.plctlab.org/api/1.2/patches/150690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5iBVni+Uru3bZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:46:16","name":"asan: null dereference in read_and_display_attr_value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5iBVni+Uru3bZ@squeak.grove.modra.org/mbox/"},{"id":150691,"url":"https://patchwork.plctlab.org/api/1.2/patches/150691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5qkk9v6Mb+JRZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-10T11:46:50","name":"asan: buffer overflow in elf32_arm_get_synthetic_symtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZSU5qkk9v6Mb+JRZ@squeak.grove.modra.org/mbox/"},{"id":150868,"url":"https://patchwork.plctlab.org/api/1.2/patches/150868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010161057.3268944-1-vladimir.mezentsev@oracle.com/","msgid":"<20231010161057.3268944-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-10T16:10:57","name":"gprofng: Use the correct application name in error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231010161057.3268944-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":151095,"url":"https://patchwork.plctlab.org/api/1.2/patches/151095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231011022045.3320754-1-cailulu@loongson.cn/","msgid":"<20231011022045.3320754-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-11T02:20:45","name":"as: fixed internal error when immediate value of relocation overflow.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231011022045.3320754-1-cailulu@loongson.cn/mbox/"},{"id":152355,"url":"https://patchwork.plctlab.org/api/1.2/patches/152355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-1-neal.frager@amd.com/","msgid":"<20231013072856.638728-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-13T07:28:55","name":"[v6,1/2] opcodes: microblaze: Add new bit-field instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-1-neal.frager@amd.com/mbox/"},{"id":152356,"url":"https://patchwork.plctlab.org/api/1.2/patches/152356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-2-neal.frager@amd.com/","msgid":"<20231013072856.638728-2-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-13T07:28:56","name":"[v6,2/2] gas: testsuite: microblaze: Add new bit-field tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013072856.638728-2-neal.frager@amd.com/mbox/"},{"id":152369,"url":"https://patchwork.plctlab.org/api/1.2/patches/152369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-1-chigot@adacore.com/","msgid":"<20231013080248.219837-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:46","name":"[1/3] ld: allow update of existing QNX stack note","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-1-chigot@adacore.com/mbox/"},{"id":152371,"url":"https://patchwork.plctlab.org/api/1.2/patches/152371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-2-chigot@adacore.com/","msgid":"<20231013080248.219837-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:47","name":"[2/3] ld: correctly handle QNX --lazy-stack without -zstack-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-2-chigot@adacore.com/mbox/"},{"id":152370,"url":"https://patchwork.plctlab.org/api/1.2/patches/152370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-3-chigot@adacore.com/","msgid":"<20231013080248.219837-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-13T08:02:48","name":"[3/3] ld: warn when duplicated QNX stack note are detected","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013080248.219837-3-chigot@adacore.com/mbox/"},{"id":152383,"url":"https://patchwork.plctlab.org/api/1.2/patches/152383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-1-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:41","name":"[1/5] LoongArch: Fix ld --no-relax bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-1-mengqinggang@loongson.cn/mbox/"},{"id":152381,"url":"https://patchwork.plctlab.org/api/1.2/patches/152381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-2-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:42","name":"[2/5] LoongArch: Directly delete relaxed instuctions, not use R_LARCH_DELETE relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-2-mengqinggang@loongson.cn/mbox/"},{"id":152382,"url":"https://patchwork.plctlab.org/api/1.2/patches/152382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-3-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:43","name":"[3/5] LoongArch: Multiple relax_trip in one relax_pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-3-mengqinggang@loongson.cn/mbox/"},{"id":152385,"url":"https://patchwork.plctlab.org/api/1.2/patches/152385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-4-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:44","name":"[4/5] LoongArch: Remove \"elf_seg_map (info->output_bfd) == NULL\" relaxation condition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-4-mengqinggang@loongson.cn/mbox/"},{"id":152384,"url":"https://patchwork.plctlab.org/api/1.2/patches/152384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-5-mengqinggang@loongson.cn/","msgid":"<20231013082445.290062-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-10-13T08:24:45","name":"[5/5] LoongArch: Modify link_info.relax_pass from 3 to 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013082445.290062-5-mengqinggang@loongson.cn/mbox/"},{"id":152586,"url":"https://patchwork.plctlab.org/api/1.2/patches/152586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013140152.427376-1-nick.alcock@oracle.com/","msgid":"<20231013140152.427376-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-10-13T14:01:52","name":"libctf: check for problems with error returns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231013140152.427376-1-nick.alcock@oracle.com/mbox/"},{"id":152897,"url":"https://patchwork.plctlab.org/api/1.2/patches/152897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com/","msgid":"<08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-14T05:03:21","name":"[1/2] RISC-V: Group relaxation features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08e0064b49da8f235f75a45cc04a55e242edca97.1697259797.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152898,"url":"https://patchwork.plctlab.org/api/1.2/patches/152898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com/","msgid":"<7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-14T05:03:22","name":"[2/2] RISC-V: Prepare for more generic PCREL relaxations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a9385432f0ce7e28e80f2ef9d9e418ba50ec387.1697259797.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152917,"url":"https://patchwork.plctlab.org/api/1.2/patches/152917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3a9e9f125f0ae423dfb37fb87dfec387c01593b.1697272638.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-14T08:37:37","name":"[1/1] RISC-V: Improve handling of mapping symbols with dot suffix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3a9e9f125f0ae423dfb37fb87dfec387c01593b.1697272638.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152978,"url":"https://patchwork.plctlab.org/api/1.2/patches/152978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com/","msgid":"<9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-15T00:44:17","name":"[v2,1/2] RISC-V: Group linker relaxation features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b8b01e1427cc0498fed6df25787af0da63cca47.1697330630.git.research_trasio@irq.a4lg.com/mbox/"},{"id":152979,"url":"https://patchwork.plctlab.org/api/1.2/patches/152979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f720c943dc95c3047fbb69ba61aec031e885bdc7.1697330630.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-15T00:44:18","name":"[v2,2/2] RISC-V: Prepare for more generic PCREL relaxations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f720c943dc95c3047fbb69ba61aec031e885bdc7.1697330630.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153201,"url":"https://patchwork.plctlab.org/api/1.2/patches/153201/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com/","msgid":"<208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T06:02:36","name":"[1/2] RISC-V: Reject invalid relocation types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/208922596bc01f3be066b8e5bd388690b9d5c643.1697436144.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153202,"url":"https://patchwork.plctlab.org/api/1.2/patches/153202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com/","msgid":"<24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T06:02:37","name":"[2/2] RISC-V: Renumber internal-only [GT]PREL_[IS] reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24acc029d54e6dc15ee302976be857d8b94d5170.1697436144.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153262,"url":"https://patchwork.plctlab.org/api/1.2/patches/153262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016083935.1434090-1-chigot@adacore.com/","msgid":"<20231016083935.1434090-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-16T08:39:35","name":"[COMMITTED] objcopy: Fix name of the field modified by pe_stack_reserve.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016083935.1434090-1-chigot@adacore.com/mbox/"},{"id":153352,"url":"https://patchwork.plctlab.org/api/1.2/patches/153352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com/","msgid":"<577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-16T11:44:05","name":"RISC-V: '\''Zfa'\'' extension is now ratified","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/577749c96c469e81ca751fb7109cf9596d0df754.1697456627.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153374,"url":"https://patchwork.plctlab.org/api/1.2/patches/153374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016125059.1798219-1-torbjorn.svensson@foss.st.com/","msgid":"<20231016125059.1798219-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-16T12:51:00","name":"[v8] libctf: Sanitize error types for PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016125059.1798219-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":153703,"url":"https://patchwork.plctlab.org/api/1.2/patches/153703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016174027.3178781-1-neal.frager@amd.com/","msgid":"<20231016174027.3178781-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-16T17:40:27","name":"[v1,1/1] bfd: microblaze: Add 32_NONE reloc type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231016174027.3178781-1-neal.frager@amd.com/mbox/"},{"id":153852,"url":"https://patchwork.plctlab.org/api/1.2/patches/153852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f46ff02f1812a157c6eb26a4b2edac2c2fbfb271.1697508708.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-17T02:12:08","name":"[COMMITTED] RISC-V: Fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f46ff02f1812a157c6eb26a4b2edac2c2fbfb271.1697508708.git.research_trasio@irq.a4lg.com/mbox/"},{"id":153895,"url":"https://patchwork.plctlab.org/api/1.2/patches/153895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4Slqp47cEUxFdO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-17T04:50:30","name":"asan: Invalid free in alpha_ecoff_get_relocated_section_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4Slqp47cEUxFdO@squeak.grove.modra.org/mbox/"},{"id":153896,"url":"https://patchwork.plctlab.org/api/1.2/patches/153896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4VVi3jhP/DEW9K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-17T05:02:14","name":"R_MICROMIPS_GPREL7_S2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZS4VVi3jhP/DEW9K@squeak.grove.modra.org/mbox/"},{"id":153967,"url":"https://patchwork.plctlab.org/api/1.2/patches/153967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-1-neal.frager@amd.com/","msgid":"<20231017084007.229397-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-17T08:40:06","name":"[v2,1/2] bfd: microblaze: Add 32_NONE reloc type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-1-neal.frager@amd.com/mbox/"},{"id":153968,"url":"https://patchwork.plctlab.org/api/1.2/patches/153968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-2-neal.frager@amd.com/","msgid":"<20231017084007.229397-2-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-17T08:40:07","name":"[v2,2/2] gas: testsuite: Add microblaze reloc test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017084007.229397-2-neal.frager@amd.com/mbox/"},{"id":154262,"url":"https://patchwork.plctlab.org/api/1.2/patches/154262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017125840.544177-1-caiyinyu@loongson.cn/","msgid":"<20231017125840.544177-1-caiyinyu@loongson.cn>","list_archive_url":null,"date":"2023-10-17T12:58:40","name":"LoongArch: Correct comments.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017125840.544177-1-caiyinyu@loongson.cn/mbox/"},{"id":154303,"url":"https://patchwork.plctlab.org/api/1.2/patches/154303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017143039.647013-1-chigot@adacore.com/","msgid":"<20231017143039.647013-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-10-17T14:30:39","name":"objcopy: fix typo in --heap and --stack parser","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017143039.647013-1-chigot@adacore.com/mbox/"},{"id":154366,"url":"https://patchwork.plctlab.org/api/1.2/patches/154366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154352.4070250-1-lili.cui@intel.com/","msgid":"<20231017154352.4070250-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:43:52","name":"[v2,2/8] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154352.4070250-1-lili.cui@intel.com/mbox/"},{"id":154368,"url":"https://patchwork.plctlab.org/api/1.2/patches/154368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154500.4070336-1-lili.cui@intel.com/","msgid":"<20231017154500.4070336-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:45:00","name":"[v2,2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154500.4070336-1-lili.cui@intel.com/mbox/"},{"id":154372,"url":"https://patchwork.plctlab.org/api/1.2/patches/154372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154546.4070436-1-lili.cui@intel.com/","msgid":"<20231017154546.4070436-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-10-17T15:45:46","name":"[v2,3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017154546.4070436-1-lili.cui@intel.com/mbox/"},{"id":154418,"url":"https://patchwork.plctlab.org/api/1.2/patches/154418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017185438.407796-1-torbjorn.svensson@foss.st.com/","msgid":"<20231017185438.407796-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-10-17T18:54:39","name":"libctf: Return CTF_ERR in ctf_type_resolve_unsliced PR 30836","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231017185438.407796-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":154615,"url":"https://patchwork.plctlab.org/api/1.2/patches/154615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018015527.37770-1-nelson@rivosinc.com/","msgid":"<20231018015527.37770-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-18T01:55:27","name":"[committed] RISC-V: Make sure rv32q conflict won'\''t affect the zfa gas testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018015527.37770-1-nelson@rivosinc.com/mbox/"},{"id":154802,"url":"https://patchwork.plctlab.org/api/1.2/patches/154802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87jzrkjjku.fsf@redhat.com/","msgid":"<87jzrkjjku.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-18T10:44:49","name":"RFC: Turning executable stack warnings into errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87jzrkjjku.fsf@redhat.com/mbox/"},{"id":154926,"url":"https://patchwork.plctlab.org/api/1.2/patches/154926/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018151406.255907-1-victor.donascimento@arm.com/","msgid":"<20231018151406.255907-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-10-18T15:13:55","name":"aarch64: Update aarch64-sys-regs.def header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231018151406.255907-1-victor.donascimento@arm.com/mbox/"},{"id":155239,"url":"https://patchwork.plctlab.org/api/1.2/patches/155239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com/","msgid":"<7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-19T00:30:59","name":"[v2,1/1] RISC-V: Separate invalid/internal only ELF relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7081bd11d06993823e90497ead4096bde758fea2.1697675352.git.research_trasio@irq.a4lg.com/mbox/"},{"id":155245,"url":"https://patchwork.plctlab.org/api/1.2/patches/155245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com/","msgid":"<6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-19T01:07:38","name":"RISC-V: Remove semicolons from DECLARE_INSN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6f85247eec616650608b48c4393f7b93006037d0.1697677648.git.research_trasio@irq.a4lg.com/mbox/"},{"id":155280,"url":"https://patchwork.plctlab.org/api/1.2/patches/155280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019042113.29348-1-nelson@rivosinc.com/","msgid":"<20231019042113.29348-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-19T04:21:13","name":"[committed] RISC-V: Don'\''t do undefweak relaxations for the linker_def symbols.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019042113.29348-1-nelson@rivosinc.com/mbox/"},{"id":155404,"url":"https://patchwork.plctlab.org/api/1.2/patches/155404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019091726.69380-1-nelson@rivosinc.com/","msgid":"<20231019091726.69380-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-19T09:17:26","name":"RISC-V: Clarify the behaviors of SET/ADD/SUB relocations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019091726.69380-1-nelson@rivosinc.com/mbox/"},{"id":155452,"url":"https://patchwork.plctlab.org/api/1.2/patches/155452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019113740.2071556-1-neal.frager@amd.com/","msgid":"<20231019113740.2071556-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-19T11:37:40","name":"[v1,1/1] opcodes: microblaze: Fix bit masking bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019113740.2071556-1-neal.frager@amd.com/mbox/"},{"id":155643,"url":"https://patchwork.plctlab.org/api/1.2/patches/155643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edhqiowz.fsf@redhat.com/","msgid":"<87edhqiowz.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-19T15:59:24","name":"RFC: Disassembly with call frame information","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edhqiowz.fsf@redhat.com/mbox/"},{"id":155668,"url":"https://patchwork.plctlab.org/api/1.2/patches/155668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019173948.266400-1-nick.alcock@oracle.com/","msgid":"<20231019173948.266400-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-10-19T17:39:48","name":"libctf: fix creation-time parent/child dict confusions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019173948.266400-1-nick.alcock@oracle.com/mbox/"},{"id":155702,"url":"https://patchwork.plctlab.org/api/1.2/patches/155702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019195509.19650-1-jose.marchesi@oracle.com/","msgid":"<20231019195509.19650-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-19T19:55:09","name":"[COMMITTED] ld: fix typo in ld.texi metdata->metadata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231019195509.19650-1-jose.marchesi@oracle.com/mbox/"},{"id":156157,"url":"https://patchwork.plctlab.org/api/1.2/patches/156157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231020142654.748639-1-neal.frager@amd.com/","msgid":"<20231020142654.748639-1-neal.frager@amd.com>","list_archive_url":null,"date":"2023-10-20T14:26:54","name":"[v1,1/1] gas: testsuite: microblaze: cosmetic fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231020142654.748639-1-neal.frager@amd.com/mbox/"},{"id":156377,"url":"https://patchwork.plctlab.org/api/1.2/patches/156377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com/","msgid":"<872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T00:45:59","name":"[1/1] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/872554c1b5cf4579af8a4b48be7dc0674eecc4ee.1697849093.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156383,"url":"https://patchwork.plctlab.org/api/1.2/patches/156383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com/","msgid":"<59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T02:17:20","name":"[v2,1/1] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59f9af201c78d482f9d0640890de72d2b2dac628.1697854636.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156390,"url":"https://patchwork.plctlab.org/api/1.2/patches/156390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com/","msgid":"<46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-21T03:12:09","name":"[1/1] RISC-V: Add support for '\''Zacas'\'' atomic CAS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46829125b719deb9c4ea58cfacf1d36a7a31f0d3.1697857915.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156515,"url":"https://patchwork.plctlab.org/api/1.2/patches/156515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com/","msgid":"<3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-22T03:53:31","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for the '\''Zalasr'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5638cefcf208f9547f1e6a05198e7f5986c719.1697946772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156516,"url":"https://patchwork.plctlab.org/api/1.2/patches/156516/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com/","msgid":"<1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-10-22T03:54:22","name":"[v2] RISC-V: Add support for '\''Zacas'\'' atomic CAS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1279cd5fe3d0b809a20e18ac61f817017cca7ec9.1697946848.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156517,"url":"https://patchwork.plctlab.org/api/1.2/patches/156517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b82eac88d4a08c1758dd2824cd0e81fac63de704.1697947000.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-10-22T03:57:15","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for '\''Zabha'\'' subword AMO extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b82eac88d4a08c1758dd2824cd0e81fac63de704.1697947000.git.research_trasio@irq.a4lg.com/mbox/"},{"id":156612,"url":"https://patchwork.plctlab.org/api/1.2/patches/156612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZTWz/1sTLTpXo++X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-22T23:45:03","name":"bfd-in2.h BFD_RELOC_* comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZTWz/1sTLTpXo++X@squeak.grove.modra.org/mbox/"},{"id":156655,"url":"https://patchwork.plctlab.org/api/1.2/patches/156655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231023033008.3256485-1-lin1.hu@intel.com/","msgid":"<20231023033008.3256485-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-23T03:30:08","name":"[5/8,v2] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231023033008.3256485-1-lin1.hu@intel.com/mbox/"},{"id":157273,"url":"https://patchwork.plctlab.org/api/1.2/patches/157273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024080132.1181-1-tdevries@suse.de/","msgid":"<20231024080132.1181-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-10-24T08:01:32","name":"[readelf] Handle unknown name of main in .gdb_index section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024080132.1181-1-tdevries@suse.de/mbox/"},{"id":157615,"url":"https://patchwork.plctlab.org/api/1.2/patches/157615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024160206.3818478-1-vladimir.mezentsev@oracle.com/","msgid":"<20231024160206.3818478-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-24T16:02:06","name":"gprofng: Fix -Wformat= warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231024160206.3818478-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":157774,"url":"https://patchwork.plctlab.org/api/1.2/patches/157774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkkl4Bs89Sc0P0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:42:58","name":"asan: NULL deref in alpha_ecoff_get_relocated_section_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkkl4Bs89Sc0P0@squeak.grove.modra.org/mbox/"},{"id":157775,"url":"https://patchwork.plctlab.org/api/1.2/patches/157775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkrTaF/BoliqLS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:43:25","name":"asan: out of memory in som_set_reloc_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkrTaF/BoliqLS@squeak.grove.modra.org/mbox/"},{"id":157776,"url":"https://patchwork.plctlab.org/api/1.2/patches/157776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkzKZLcubIfT1S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-10-25T00:43:56","name":"asan: _bfd_elf_slurp_version_tables memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZThkzKZLcubIfT1S@squeak.grove.modra.org/mbox/"},{"id":157950,"url":"https://patchwork.plctlab.org/api/1.2/patches/157950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025091146.2362774-1-lin1.hu@intel.com/","msgid":"<20231025091146.2362774-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-25T09:11:46","name":"[v3] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025091146.2362774-1-lin1.hu@intel.com/mbox/"},{"id":158102,"url":"https://patchwork.plctlab.org/api/1.2/patches/158102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-2-c@jia.je/","msgid":"<20231025135347.289277-2-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:50","name":"[1/3] as: Add new atomic instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-2-c@jia.je/mbox/"},{"id":158103,"url":"https://patchwork.plctlab.org/api/1.2/patches/158103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-3-c@jia.je/","msgid":"<20231025135347.289277-3-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:51","name":"[2/3] as: Add new estimated reciprocal instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-3-c@jia.je/mbox/"},{"id":158104,"url":"https://patchwork.plctlab.org/api/1.2/patches/158104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-4-c@jia.je/","msgid":"<20231025135347.289277-4-c@jia.je>","list_archive_url":null,"date":"2023-10-25T13:49:52","name":"[3/3] gas: add loongarch v1.1 to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231025135347.289277-4-c@jia.je/mbox/"},{"id":158409,"url":"https://patchwork.plctlab.org/api/1.2/patches/158409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026062158.3054598-1-lin1.hu@intel.com/","msgid":"<20231026062158.3054598-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-26T06:21:58","name":"[v4] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026062158.3054598-1-lin1.hu@intel.com/mbox/"},{"id":158469,"url":"https://patchwork.plctlab.org/api/1.2/patches/158469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-2-c@jia.je/","msgid":"<20231026093646.20609-2-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:13","name":"[v2,1/3] as: Add new atomic instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-2-c@jia.je/mbox/"},{"id":158471,"url":"https://patchwork.plctlab.org/api/1.2/patches/158471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-3-c@jia.je/","msgid":"<20231026093646.20609-3-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:14","name":"[v2,2/3] as: Add new estimated reciprocal instructions in LoongArch v1.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-3-c@jia.je/mbox/"},{"id":158470,"url":"https://patchwork.plctlab.org/api/1.2/patches/158470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-4-c@jia.je/","msgid":"<20231026093646.20609-4-c@jia.je>","list_archive_url":null,"date":"2023-10-26T09:35:15","name":"[v2,3/3] gas: add loongarch v1.1 to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026093646.20609-4-c@jia.je/mbox/"},{"id":158505,"url":"https://patchwork.plctlab.org/api/1.2/patches/158505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026112404.331299-1-lin1.hu@intel.com/","msgid":"<20231026112404.331299-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-26T11:24:04","name":"[v5] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026112404.331299-1-lin1.hu@intel.com/mbox/"},{"id":158657,"url":"https://patchwork.plctlab.org/api/1.2/patches/158657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-2-tom@tromey.com/","msgid":"<20231026191435.204144-2-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:49","name":"[1/3] Make _bfd_error_buf static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-2-tom@tromey.com/mbox/"},{"id":158654,"url":"https://patchwork.plctlab.org/api/1.2/patches/158654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-3-tom@tromey.com/","msgid":"<20231026191435.204144-3-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:50","name":"[2/3] Make various error-related globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-3-tom@tromey.com/mbox/"},{"id":158655,"url":"https://patchwork.plctlab.org/api/1.2/patches/158655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-4-tom@tromey.com/","msgid":"<20231026191435.204144-4-tom@tromey.com>","list_archive_url":null,"date":"2023-10-26T19:07:51","name":"[3/3] Add minimal thread-safety to BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191435.204144-4-tom@tromey.com/mbox/"},{"id":158641,"url":"https://patchwork.plctlab.org/api/1.2/patches/158641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-2-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:29","name":"[V1,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-2-indu.bhagat@oracle.com/mbox/"},{"id":158653,"url":"https://patchwork.plctlab.org/api/1.2/patches/158653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-4-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:31","name":"[V1,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-4-indu.bhagat@oracle.com/mbox/"},{"id":158642,"url":"https://patchwork.plctlab.org/api/1.2/patches/158642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-5-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:32","name":"[V1,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-5-indu.bhagat@oracle.com/mbox/"},{"id":158652,"url":"https://patchwork.plctlab.org/api/1.2/patches/158652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-6-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:33","name":"[V1,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-6-indu.bhagat@oracle.com/mbox/"},{"id":158643,"url":"https://patchwork.plctlab.org/api/1.2/patches/158643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-7-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:34","name":"[V1,6/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-7-indu.bhagat@oracle.com/mbox/"},{"id":158656,"url":"https://patchwork.plctlab.org/api/1.2/patches/158656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-8-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:35","name":"[V1,7/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-8-indu.bhagat@oracle.com/mbox/"},{"id":158658,"url":"https://patchwork.plctlab.org/api/1.2/patches/158658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-9-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:36","name":"[V1,8/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-9-indu.bhagat@oracle.com/mbox/"},{"id":158651,"url":"https://patchwork.plctlab.org/api/1.2/patches/158651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-10-indu.bhagat@oracle.com/","msgid":"<20231026191337.3872149-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-26T19:13:37","name":"[V1,9/9] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231026191337.3872149-10-indu.bhagat@oracle.com/mbox/"},{"id":158717,"url":"https://patchwork.plctlab.org/api/1.2/patches/158717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027003917.67308-1-nelson@rivosinc.com/","msgid":"<20231027003917.67308-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-10-27T00:39:17","name":"RISC-V: Dump instruction without checking architecture support as usual.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027003917.67308-1-nelson@rivosinc.com/mbox/"},{"id":158866,"url":"https://patchwork.plctlab.org/api/1.2/patches/158866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027090044.481533-1-lin1.hu@intel.com/","msgid":"<20231027090044.481533-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-27T09:00:44","name":"[v5] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231027090044.481533-1-lin1.hu@intel.com/mbox/"},{"id":159223,"url":"https://patchwork.plctlab.org/api/1.2/patches/159223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044531.9416-1-jose.marchesi@oracle.com/","msgid":"<20231028044531.9416-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-28T04:45:31","name":"[COMMITTED] opcodes: bpf-dis.c: fix typo in comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044531.9416-1-jose.marchesi@oracle.com/mbox/"},{"id":159224,"url":"https://patchwork.plctlab.org/api/1.2/patches/159224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044909.9705-1-jose.marchesi@oracle.com/","msgid":"<20231028044909.9705-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-28T04:49:09","name":"[COMMITTED] gas: tc-bpf.c: fix formatting of comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231028044909.9705-1-jose.marchesi@oracle.com/mbox/"},{"id":159568,"url":"https://patchwork.plctlab.org/api/1.2/patches/159568/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030090708.2006370-1-cailulu@loongson.cn/","msgid":"<20231030090708.2006370-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-10-30T09:07:08","name":"Add support for ilp32 register alias.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030090708.2006370-1-cailulu@loongson.cn/mbox/"},{"id":159721,"url":"https://patchwork.plctlab.org/api/1.2/patches/159721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878r7k719k.fsf@redhat.com/","msgid":"<878r7k719k.fsf@redhat.com>","list_archive_url":null,"date":"2023-10-30T12:17:27","name":"Add partial support for R_BPF_64_NODLYD32 reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878r7k719k.fsf@redhat.com/mbox/"},{"id":159769,"url":"https://patchwork.plctlab.org/api/1.2/patches/159769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05210620-3cfc-d254-1e35-35a0bad179e7@suse.com/","msgid":"<05210620-3cfc-d254-1e35-35a0bad179e7@suse.com>","list_archive_url":null,"date":"2023-10-30T14:38:19","name":"gas: correct ignoring of C-style number suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05210620-3cfc-d254-1e35-35a0bad179e7@suse.com/mbox/"},{"id":159770,"url":"https://patchwork.plctlab.org/api/1.2/patches/159770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/50e0a967-2e23-5458-c617-c59182262f55@suse.com/","msgid":"<50e0a967-2e23-5458-c617-c59182262f55@suse.com>","list_archive_url":null,"date":"2023-10-30T14:40:42","name":"x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/50e0a967-2e23-5458-c617-c59182262f55@suse.com/mbox/"},{"id":159771,"url":"https://patchwork.plctlab.org/api/1.2/patches/159771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e21ec918-3a09-66a9-789d-d1ef5144aa81@suse.com/","msgid":"","list_archive_url":null,"date":"2023-10-30T14:46:12","name":"[1/4] RISC-V: make FLQ/FSQ macro-insns work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e21ec918-3a09-66a9-789d-d1ef5144aa81@suse.com/mbox/"},{"id":159772,"url":"https://patchwork.plctlab.org/api/1.2/patches/159772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com/","msgid":"<3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com>","list_archive_url":null,"date":"2023-10-30T14:46:40","name":"[2/4] RISC-V: add F- and D-extension testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a0ebee4-2145-beb0-4f8c-6960812fda45@suse.com/mbox/"},{"id":159773,"url":"https://patchwork.plctlab.org/api/1.2/patches/159773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f730d726-3667-bb23-9e6f-fda9a8a6ee13@suse.com/","msgid":"","list_archive_url":null,"date":"2023-10-30T14:47:16","name":"[3/4] RISC-V: Lx/Sx macro insn tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f730d726-3667-bb23-9e6f-fda9a8a6ee13@suse.com/mbox/"},{"id":159774,"url":"https://patchwork.plctlab.org/api/1.2/patches/159774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com/","msgid":"<9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com>","list_archive_url":null,"date":"2023-10-30T14:47:49","name":"[4/4] RISC-V: reduce redundancy in load/store macro insn handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d490a97-1313-ff7e-53a8-8410836bc22c@suse.com/mbox/"},{"id":159782,"url":"https://patchwork.plctlab.org/api/1.2/patches/159782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030150212.21445-1-jose.marchesi@oracle.com/","msgid":"<20231030150212.21445-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-10-30T15:02:12","name":"gas: bpf: new test for MOV with C-like numbers ll suffix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030150212.21445-1-jose.marchesi@oracle.com/mbox/"},{"id":159813,"url":"https://patchwork.plctlab.org/api/1.2/patches/159813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-2-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:28","name":"[V2,01/10] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-2-indu.bhagat@oracle.com/mbox/"},{"id":159811,"url":"https://patchwork.plctlab.org/api/1.2/patches/159811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-3-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:29","name":"[V2,02/10] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-3-indu.bhagat@oracle.com/mbox/"},{"id":159812,"url":"https://patchwork.plctlab.org/api/1.2/patches/159812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-4-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:30","name":"[V2,03/10] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-4-indu.bhagat@oracle.com/mbox/"},{"id":159816,"url":"https://patchwork.plctlab.org/api/1.2/patches/159816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-5-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:31","name":"[V2,04/10] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-5-indu.bhagat@oracle.com/mbox/"},{"id":159817,"url":"https://patchwork.plctlab.org/api/1.2/patches/159817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-6-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:32","name":"[V2,05/10] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-6-indu.bhagat@oracle.com/mbox/"},{"id":159819,"url":"https://patchwork.plctlab.org/api/1.2/patches/159819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-7-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:33","name":"[V2,06/10] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-7-indu.bhagat@oracle.com/mbox/"},{"id":159820,"url":"https://patchwork.plctlab.org/api/1.2/patches/159820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-8-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:34","name":"[V2,07/10] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-8-indu.bhagat@oracle.com/mbox/"},{"id":159814,"url":"https://patchwork.plctlab.org/api/1.2/patches/159814/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-9-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:35","name":"[V2,08/10] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-9-indu.bhagat@oracle.com/mbox/"},{"id":159818,"url":"https://patchwork.plctlab.org/api/1.2/patches/159818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-10-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:36","name":"[V2,09/10] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-10-indu.bhagat@oracle.com/mbox/"},{"id":159815,"url":"https://patchwork.plctlab.org/api/1.2/patches/159815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-11-indu.bhagat@oracle.com/","msgid":"<20231030165137.2570939-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-10-30T16:51:37","name":"[V2,10/10] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030165137.2570939-11-indu.bhagat@oracle.com/mbox/"},{"id":159876,"url":"https://patchwork.plctlab.org/api/1.2/patches/159876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030210247.2379462-1-ruud.vanderpas@oracle.com/","msgid":"<20231030210247.2379462-1-ruud.vanderpas@oracle.com>","list_archive_url":null,"date":"2023-10-30T21:02:47","name":"gprofng: updated man pages and new man page for gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231030210247.2379462-1-ruud.vanderpas@oracle.com/mbox/"},{"id":159921,"url":"https://patchwork.plctlab.org/api/1.2/patches/159921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031021410.1543517-1-lin1.hu@intel.com/","msgid":"<20231031021410.1543517-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-10-31T02:14:10","name":"[v6] Support Intel USER_MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031021410.1543517-1-lin1.hu@intel.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-10/mbox/"},{"id":40,"url":"https://patchwork.plctlab.org/api/1.2/bundles/40/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":160293,"url":"https://patchwork.plctlab.org/api/1.2/patches/160293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com/","msgid":"<20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com>","list_archive_url":null,"date":"2023-10-31T17:39:19","name":"[Binutils] aarch64: Add support for Armv8.9-A and Armv9.4-A Architectures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20e8a807-a89b-b75b-ac72-f47e02619c15@arm.com/mbox/"},{"id":160294,"url":"https://patchwork.plctlab.org/api/1.2/patches/160294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031173922.4836-1-liuyang22@iscas.ac.cn/","msgid":"<20231031173922.4836-1-liuyang22@iscas.ac.cn>","list_archive_url":null,"date":"2023-10-31T17:39:22","name":"gdb: RISC-V: Refine lr/sc sequence support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031173922.4836-1-liuyang22@iscas.ac.cn/mbox/"},{"id":160297,"url":"https://patchwork.plctlab.org/api/1.2/patches/160297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com/","msgid":"<77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com>","list_archive_url":null,"date":"2023-10-31T17:46:52","name":"[BINUTILS] aarch64: Add support for Check Feature Status Extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77dc20a4-900d-4cd0-d612-8809ad4d9f18@arm.com/mbox/"},{"id":160298,"url":"https://patchwork.plctlab.org/api/1.2/patches/160298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1878c0d-87c3-a1f7-390a-d38ea089800b@arm.com/","msgid":"","list_archive_url":null,"date":"2023-10-31T17:49:05","name":"[1/3,Binutils] aarch64: Add support for GCS extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1878c0d-87c3-a1f7-390a-d38ea089800b@arm.com/mbox/"},{"id":160299,"url":"https://patchwork.plctlab.org/api/1.2/patches/160299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f4d533f7-795b-a626-4043-4983eceb1eca@arm.com/","msgid":"","list_archive_url":null,"date":"2023-10-31T17:51:19","name":"[2/3,Binutils] aarch64: Add support for GCSB DSYNC instruction.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f4d533f7-795b-a626-4043-4983eceb1eca@arm.com/mbox/"},{"id":160300,"url":"https://patchwork.plctlab.org/api/1.2/patches/160300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/204e389f-7daa-74e9-935c-7284e87b55fd@arm.com/","msgid":"<204e389f-7daa-74e9-935c-7284e87b55fd@arm.com>","list_archive_url":null,"date":"2023-10-31T17:52:53","name":"[3/3,Binutils] aarch64: Add GCS system registers.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/204e389f-7daa-74e9-935c-7284e87b55fd@arm.com/mbox/"},{"id":160313,"url":"https://patchwork.plctlab.org/api/1.2/patches/160313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031192727.1703711-1-vladimir.mezentsev@oracle.com/","msgid":"<20231031192727.1703711-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-10-31T19:27:27","name":"gprofng: remove dependency on help2man","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231031192727.1703711-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":160818,"url":"https://patchwork.plctlab.org/api/1.2/patches/160818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87msvwxyt9.fsf@redhat.com/","msgid":"<87msvwxyt9.fsf@redhat.com>","list_archive_url":null,"date":"2023-11-02T09:57:22","name":"Commit: ld x86_64 tests: Accept x86-64-v3 as a needed ISA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87msvwxyt9.fsf@redhat.com/mbox/"},{"id":160831,"url":"https://patchwork.plctlab.org/api/1.2/patches/160831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-2-lili.cui@intel.com/","msgid":"<20231102112911.2372810-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:04","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-2-lili.cui@intel.com/mbox/"},{"id":160832,"url":"https://patchwork.plctlab.org/api/1.2/patches/160832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-3-lili.cui@intel.com/","msgid":"<20231102112911.2372810-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:05","name":"[2/8] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-3-lili.cui@intel.com/mbox/"},{"id":160833,"url":"https://patchwork.plctlab.org/api/1.2/patches/160833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-4-lili.cui@intel.com/","msgid":"<20231102112911.2372810-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:06","name":"[3/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-4-lili.cui@intel.com/mbox/"},{"id":160837,"url":"https://patchwork.plctlab.org/api/1.2/patches/160837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-5-lili.cui@intel.com/","msgid":"<20231102112911.2372810-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:07","name":"[4/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-5-lili.cui@intel.com/mbox/"},{"id":160839,"url":"https://patchwork.plctlab.org/api/1.2/patches/160839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-6-lili.cui@intel.com/","msgid":"<20231102112911.2372810-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:08","name":"[5/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-6-lili.cui@intel.com/mbox/"},{"id":160834,"url":"https://patchwork.plctlab.org/api/1.2/patches/160834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-7-lili.cui@intel.com/","msgid":"<20231102112911.2372810-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:09","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-7-lili.cui@intel.com/mbox/"},{"id":160835,"url":"https://patchwork.plctlab.org/api/1.2/patches/160835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-8-lili.cui@intel.com/","msgid":"<20231102112911.2372810-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:10","name":"[7/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-8-lili.cui@intel.com/mbox/"},{"id":160836,"url":"https://patchwork.plctlab.org/api/1.2/patches/160836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-9-lili.cui@intel.com/","msgid":"<20231102112911.2372810-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-02T11:29:11","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231102112911.2372810-9-lili.cui@intel.com/mbox/"},{"id":161265,"url":"https://patchwork.plctlab.org/api/1.2/patches/161265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c537178-d071-8554-4095-0f58874c59d5@suse.com/","msgid":"<2c537178-d071-8554-4095-0f58874c59d5@suse.com>","list_archive_url":null,"date":"2023-11-03T12:35:14","name":"[v2] x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c537178-d071-8554-4095-0f58874c59d5@suse.com/mbox/"},{"id":161275,"url":"https://patchwork.plctlab.org/api/1.2/patches/161275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com/","msgid":"<637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com>","list_archive_url":null,"date":"2023-11-03T12:56:53","name":"[1/2] RISC-V: disallow x0 with certain macro-insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/637cff15-ffd1-30d2-9dcb-4a793e01aeb8@suse.com/mbox/"},{"id":161276,"url":"https://patchwork.plctlab.org/api/1.2/patches/161276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3b74bf8-da41-1016-2294-37d246d78ecb@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T12:57:23","name":"[2/2] RISC-V: reduce redundancy in sign/zero extension macro insn handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3b74bf8-da41-1016-2294-37d246d78ecb@suse.com/mbox/"},{"id":161277,"url":"https://patchwork.plctlab.org/api/1.2/patches/161277/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com/","msgid":"<05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com>","list_archive_url":null,"date":"2023-11-03T13:02:14","name":"x86: rework UWRMSR operand swapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/05f45405-17c9-4e52-84e7-87c428a6ee56@suse.com/mbox/"},{"id":161300,"url":"https://patchwork.plctlab.org/api/1.2/patches/161300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com/","msgid":"<8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-03T13:15:32","name":"[1/5] bfd: aarch64: Fix BTI stub optimization PR30957","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8789cd1a77dfb39f2e8f722f6c737119e8cc9ae2.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161294,"url":"https://patchwork.plctlab.org/api/1.2/patches/161294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com/","msgid":"<8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-03T13:15:38","name":"[2/5] bfd: aarch64: Fix broken BTI stub PR30930","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a36dd5ca319bd4d0fe2425bddcf4868c3426a96.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161293,"url":"https://patchwork.plctlab.org/api/1.2/patches/161293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cd8a8fb9234e743fc74e0f0125e8df71a904d1ab.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:44","name":"[3/5] bfd: aarch64: Fix leaks in case of BTI stub reuse","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cd8a8fb9234e743fc74e0f0125e8df71a904d1ab.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161295,"url":"https://patchwork.plctlab.org/api/1.2/patches/161295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f72f9d26fc9b104d375a77aefeb679af88b04d43.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:50","name":"[4/5] bfd: aarch64: Avoid BTI stub for a PLT that has BTI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f72f9d26fc9b104d375a77aefeb679af88b04d43.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161303,"url":"https://patchwork.plctlab.org/api/1.2/patches/161303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3d13aae87880260e293ea2a9b351f1232261a6e.1699016830.git.szabolcs.nagy@arm.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T13:15:56","name":"[5/5] ld: aarch64: Add BTI stub insertion test PR30930","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3d13aae87880260e293ea2a9b351f1232261a6e.1699016830.git.szabolcs.nagy@arm.com/mbox/"},{"id":161371,"url":"https://patchwork.plctlab.org/api/1.2/patches/161371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/SJ0PR11MB56006942F1BEB2EF7BBF292C9EA5A@SJ0PR11MB5600.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-11-03T16:50:29","name":"[V2,3/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/SJ0PR11MB56006942F1BEB2EF7BBF292C9EA5A@SJ0PR11MB5600.namprd11.prod.outlook.com/mbox/"},{"id":161482,"url":"https://patchwork.plctlab.org/api/1.2/patches/161482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-2-tom@tromey.com/","msgid":"<20231103234355.2012158-2-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:25","name":"[v2,1/3] Make _bfd_error_buf static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-2-tom@tromey.com/mbox/"},{"id":161480,"url":"https://patchwork.plctlab.org/api/1.2/patches/161480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-3-tom@tromey.com/","msgid":"<20231103234355.2012158-3-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:26","name":"[v2,2/3] Make various error-related globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-3-tom@tromey.com/mbox/"},{"id":161481,"url":"https://patchwork.plctlab.org/api/1.2/patches/161481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-4-tom@tromey.com/","msgid":"<20231103234355.2012158-4-tom@tromey.com>","list_archive_url":null,"date":"2023-11-03T23:43:27","name":"[v2,3/3] Add minimal thread-safety to BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103234355.2012158-4-tom@tromey.com/mbox/"},{"id":161483,"url":"https://patchwork.plctlab.org/api/1.2/patches/161483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-1-victor.donascimento@arm.com/","msgid":"<20231103235317.2080506-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-03T23:53:12","name":"[1/2] aarch64: Add THE system register support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-1-victor.donascimento@arm.com/mbox/"},{"id":161484,"url":"https://patchwork.plctlab.org/api/1.2/patches/161484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-2-victor.donascimento@arm.com/","msgid":"<20231103235317.2080506-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-03T23:53:13","name":"[2/2] aarch64: Add 128-bit system register flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231103235317.2080506-2-victor.donascimento@arm.com/mbox/"},{"id":161913,"url":"https://patchwork.plctlab.org/api/1.2/patches/161913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106094935.97856-1-nelson@rivosinc.com/","msgid":"<20231106094935.97856-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-11-06T09:49:34","name":"[committed] RISC-V: Moved out linker internal relocations after R_RISCV_max.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106094935.97856-1-nelson@rivosinc.com/mbox/"},{"id":161914,"url":"https://patchwork.plctlab.org/api/1.2/patches/161914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095034.97901-1-nelson@rivosinc.com/","msgid":"<20231106095034.97901-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-11-06T09:50:34","name":"[committed] RISC-V: Make sure rv32q conflict won'\''t affect the fp-q-insns-32 gas testcase.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095034.97901-1-nelson@rivosinc.com/mbox/"},{"id":161915,"url":"https://patchwork.plctlab.org/api/1.2/patches/161915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095152.824833-1-chigot@adacore.com/","msgid":"<20231106095152.824833-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-11-06T09:51:52","name":"ld: print branch fixups into the map file for ppc elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106095152.824833-1-chigot@adacore.com/mbox/"},{"id":161985,"url":"https://patchwork.plctlab.org/api/1.2/patches/161985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35582f50-382d-5be1-ce93-764c4708fdc0@suse.com/","msgid":"<35582f50-382d-5be1-ce93-764c4708fdc0@suse.com>","list_archive_url":null,"date":"2023-11-06T12:13:44","name":"[1/2] x86-64: extend expected-size check in check_qword_reg()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35582f50-382d-5be1-ce93-764c4708fdc0@suse.com/mbox/"},{"id":161986,"url":"https://patchwork.plctlab.org/api/1.2/patches/161986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/270043e8-7c64-6551-e32d-9695db3c255b@suse.com/","msgid":"<270043e8-7c64-6551-e32d-9695db3c255b@suse.com>","list_archive_url":null,"date":"2023-11-06T12:14:13","name":"[2/2] x86: fold conditionals in check_long_reg()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/270043e8-7c64-6551-e32d-9695db3c255b@suse.com/mbox/"},{"id":162011,"url":"https://patchwork.plctlab.org/api/1.2/patches/162011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-2-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-2-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:46","name":"[1/3] aarch64: Add LSE128 instruction operand support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-2-victor.donascimento@arm.com/mbox/"},{"id":162010,"url":"https://patchwork.plctlab.org/api/1.2/patches/162010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-3-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-3-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:47","name":"[2/3] aarch64: Add arch support for LSE128 extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-3-victor.donascimento@arm.com/mbox/"},{"id":162012,"url":"https://patchwork.plctlab.org/api/1.2/patches/162012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-4-victor.donascimento@arm.com/","msgid":"<20231106131301.2576862-4-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-06T13:12:48","name":"[3/3] aarch64: Add LSE128 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106131301.2576862-4-victor.donascimento@arm.com/mbox/"},{"id":162019,"url":"https://patchwork.plctlab.org/api/1.2/patches/162019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com/","msgid":"<1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com>","list_archive_url":null,"date":"2023-11-06T14:03:40","name":"[1/2] x86: conditionally hide object-format-specific functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1fbad9f6-107f-4a36-91ac-839b69887c5d@suse.com/mbox/"},{"id":162020,"url":"https://patchwork.plctlab.org/api/1.2/patches/162020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com/","msgid":"<9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com>","list_archive_url":null,"date":"2023-11-06T14:04:05","name":"[2/2] x86: use IS_ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b115243-9fb0-df6d-cea1-5af6bdf1e660@suse.com/mbox/"},{"id":162023,"url":"https://patchwork.plctlab.org/api/1.2/patches/162023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-1-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:53","name":"[1/3] aarch64: Add FEAT_SPECRES2 support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-1-andrea.corallo@arm.com/mbox/"},{"id":162021,"url":"https://patchwork.plctlab.org/api/1.2/patches/162021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-2-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-2-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:54","name":"[2/3] aarch64: Add FEAT_ECBHB support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-2-andrea.corallo@arm.com/mbox/"},{"id":162024,"url":"https://patchwork.plctlab.org/api/1.2/patches/162024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-3-andrea.corallo@arm.com/","msgid":"<20231106140455.1694695-3-andrea.corallo@arm.com>","list_archive_url":null,"date":"2023-11-06T14:04:55","name":"[3/3] aarch64: Add FEAT_ITE support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106140455.1694695-3-andrea.corallo@arm.com/mbox/"},{"id":162022,"url":"https://patchwork.plctlab.org/api/1.2/patches/162022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com/","msgid":"<66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com>","list_archive_url":null,"date":"2023-11-06T14:05:20","name":"gas: S_GET_{NAME,SEGMENT}() don'\''t alter their input symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66af9181-e31c-0914-2c28-4b1ed1fd1b13@suse.com/mbox/"},{"id":162030,"url":"https://patchwork.plctlab.org/api/1.2/patches/162030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com/","msgid":"<56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com>","list_archive_url":null,"date":"2023-11-06T14:22:12","name":"[1/2] x86: CPU-qualify {disp16} / {disp32}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56e9550a-91d3-6849-0f3c-ad0559371de1@suse.com/mbox/"},{"id":162031,"url":"https://patchwork.plctlab.org/api/1.2/patches/162031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8725897-acbb-2376-2ac7-2401177bf55b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-06T14:22:48","name":"[2/2] x86: don'\''t allow pseudo-prefixes to be overridden by legacy suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8725897-acbb-2376-2ac7-2401177bf55b@suse.com/mbox/"},{"id":162204,"url":"https://patchwork.plctlab.org/api/1.2/patches/162204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-2-dmalcolm@redhat.com/","msgid":"<20231106222959.2707741-2-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-06T22:29:57","name":"[1/2] libdiagnostics: header and examples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-2-dmalcolm@redhat.com/mbox/"},{"id":162205,"url":"https://patchwork.plctlab.org/api/1.2/patches/162205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-4-dmalcolm@redhat.com/","msgid":"<20231106222959.2707741-4-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-06T22:29:59","name":"binutils: experimental use of libdiagnostics in gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231106222959.2707741-4-dmalcolm@redhat.com/mbox/"},{"id":162353,"url":"https://patchwork.plctlab.org/api/1.2/patches/162353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/048d0eab-244b-3ea4-454a-6162da91af6f@suse.com/","msgid":"<048d0eab-244b-3ea4-454a-6162da91af6f@suse.com>","list_archive_url":null,"date":"2023-11-07T09:34:13","name":"x86: Intel Core processors do not support CMPXCHG16B","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/048d0eab-244b-3ea4-454a-6162da91af6f@suse.com/mbox/"},{"id":162436,"url":"https://patchwork.plctlab.org/api/1.2/patches/162436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231107115211.1200468-1-mengqinggang@loongson.cn/","msgid":"<20231107115211.1200468-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-07T11:52:11","name":"LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231107115211.1200468-1-mengqinggang@loongson.cn/mbox/"},{"id":162453,"url":"https://patchwork.plctlab.org/api/1.2/patches/162453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf55192f-3dc7-7862-9434-75eab063768e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-07T13:07:46","name":"[v3,1/2] x86: Cpu64 handling improvements","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf55192f-3dc7-7862-9434-75eab063768e@suse.com/mbox/"},{"id":162454,"url":"https://patchwork.plctlab.org/api/1.2/patches/162454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com/","msgid":"<0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com>","list_archive_url":null,"date":"2023-11-07T13:08:27","name":"[v3,2/2] x86: split insn templates'\'' CPU field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0deb2d7a-a468-2a6c-1a49-c7c32cb3c105@suse.com/mbox/"},{"id":162674,"url":"https://patchwork.plctlab.org/api/1.2/patches/162674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com/","msgid":"<6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com>","list_archive_url":null,"date":"2023-11-07T16:35:07","name":"[v3,3/2] x86: do away with is_evex_encoding()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6871d921-5971-3f39-3d9a-6d216fd06a28@suse.com/mbox/"},{"id":162678,"url":"https://patchwork.plctlab.org/api/1.2/patches/162678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071650430.15233@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-11-07T16:51:22","name":"ld: Avoid overflows in string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071650430.15233@wotan.suse.de/mbox/"},{"id":162679,"url":"https://patchwork.plctlab.org/api/1.2/patches/162679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071651280.15233@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-11-07T16:51:39","name":"bfd: use less memory in string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2311071651280.15233@wotan.suse.de/mbox/"},{"id":163401,"url":"https://patchwork.plctlab.org/api/1.2/patches/163401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109134413.3536899-1-victor.donascimento@arm.com/","msgid":"<20231109134413.3536899-1-victor.donascimento@arm.com>","list_archive_url":null,"date":"2023-11-09T13:43:56","name":"aarch64: Fix error in THE system register checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109134413.3536899-1-victor.donascimento@arm.com/mbox/"},{"id":163408,"url":"https://patchwork.plctlab.org/api/1.2/patches/163408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109150127.3022784-1-szabolcs.nagy@arm.com/","msgid":"<20231109150127.3022784-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-11-09T15:01:27","name":"[committed] ld: aarch64: Use lp64 abi in recent BTI stub tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231109150127.3022784-1-szabolcs.nagy@arm.com/mbox/"},{"id":163460,"url":"https://patchwork.plctlab.org/api/1.2/patches/163460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae7fe07-e056-c69c-5552-b6d1a02fab7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-09T15:58:24","name":"x86: improve a few diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae7fe07-e056-c69c-5552-b6d1a02fab7c@suse.com/mbox/"},{"id":163773,"url":"https://patchwork.plctlab.org/api/1.2/patches/163773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110055812.496489-1-yunqiang.su@cipunited.com/","msgid":"<20231110055812.496489-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T05:58:12","name":"[v5] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110055812.496489-1-yunqiang.su@cipunited.com/mbox/"},{"id":163774,"url":"https://patchwork.plctlab.org/api/1.2/patches/163774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110060133.496600-1-yunqiang.su@cipunited.com/","msgid":"<20231110060133.496600-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:01:33","name":"[v3] GAS/MIPS: Add mips16-e-irix.d testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110060133.496600-1-yunqiang.su@cipunited.com/mbox/"},{"id":163796,"url":"https://patchwork.plctlab.org/api/1.2/patches/163796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-2-yunqiang.su@cipunited.com/","msgid":"<20231110065344.684877-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:53:43","name":"[v4,1/2] GAS/MIPS: Convert module-defer-warn2 to .d format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-2-yunqiang.su@cipunited.com/mbox/"},{"id":163792,"url":"https://patchwork.plctlab.org/api/1.2/patches/163792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-3-yunqiang.su@cipunited.com/","msgid":"<20231110065344.684877-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-10T06:53:44","name":"[v4,2/2] GAS/MIPS: Add module-defer-warn2-r2 testcase for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110065344.684877-3-yunqiang.su@cipunited.com/mbox/"},{"id":163779,"url":"https://patchwork.plctlab.org/api/1.2/patches/163779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110071759.1640-1-jinma@linux.alibaba.com/","msgid":"<20231110071759.1640-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:17:59","name":"[01/12] RISC-V: Add T-Head VECTOR vendor extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110071759.1640-1-jinma@linux.alibaba.com/mbox/"},{"id":163780,"url":"https://patchwork.plctlab.org/api/1.2/patches/163780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072015.1684-1-jinma@linux.alibaba.com/","msgid":"<20231110072015.1684-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:20:15","name":"[02/12] RISC-V: Add CSRs for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072015.1684-1-jinma@linux.alibaba.com/mbox/"},{"id":163781,"url":"https://patchwork.plctlab.org/api/1.2/patches/163781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072334.1782-1-jinma@linux.alibaba.com/","msgid":"<20231110072334.1782-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:23:33","name":"[04/12] RISC-V: Add load/store instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072334.1782-1-jinma@linux.alibaba.com/mbox/"},{"id":163782,"url":"https://patchwork.plctlab.org/api/1.2/patches/163782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072459.1826-1-jinma@linux.alibaba.com/","msgid":"<20231110072459.1826-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:24:59","name":"[05/12] RISC-V: Add the sub-extension \"XTheadZvlsseg\" for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110072459.1826-1-jinma@linux.alibaba.com/mbox/"},{"id":163783,"url":"https://patchwork.plctlab.org/api/1.2/patches/163783/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073118.1917-1-jinma@linux.alibaba.com/","msgid":"<20231110073118.1917-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:31:18","name":"[07/12] RISC-V: Add integer arithmetic instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073118.1917-1-jinma@linux.alibaba.com/mbox/"},{"id":163784,"url":"https://patchwork.plctlab.org/api/1.2/patches/163784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073156.1961-1-jinma@linux.alibaba.com/","msgid":"<20231110073156.1961-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:31:56","name":"[08/12] RISC-V: Add fixed-point arithmetic instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073156.1961-1-jinma@linux.alibaba.com/mbox/"},{"id":163785,"url":"https://patchwork.plctlab.org/api/1.2/patches/163785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073337.2049-1-jinma@linux.alibaba.com/","msgid":"<20231110073337.2049-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:33:37","name":"[10/12] RISC-V: Add reductions instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073337.2049-1-jinma@linux.alibaba.com/mbox/"},{"id":163786,"url":"https://patchwork.plctlab.org/api/1.2/patches/163786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073435.2098-1-jinma@linux.alibaba.com/","msgid":"<20231110073435.2098-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:34:35","name":"[11/12] RISC-V: Add vector mask instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073435.2098-1-jinma@linux.alibaba.com/mbox/"},{"id":163787,"url":"https://patchwork.plctlab.org/api/1.2/patches/163787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073514.2142-1-jinma@linux.alibaba.com/","msgid":"<20231110073514.2142-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-10T07:35:14","name":"[12/12] RISC-V: Add vector permutation instructions for T-Head VECTOR vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231110073514.2142-1-jinma@linux.alibaba.com/mbox/"},{"id":164352,"url":"https://patchwork.plctlab.org/api/1.2/patches/164352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-4-yunqiang.su@cipunited.com/","msgid":"<20231113050549.702494-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T05:05:48","name":"[v5,3/4] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-4-yunqiang.su@cipunited.com/mbox/"},{"id":164365,"url":"https://patchwork.plctlab.org/api/1.2/patches/164365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-5-yunqiang.su@cipunited.com/","msgid":"<20231113050549.702494-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T05:05:49","name":"[v5,4/4] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113050549.702494-5-yunqiang.su@cipunited.com/mbox/"},{"id":164392,"url":"https://patchwork.plctlab.org/api/1.2/patches/164392/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113095458.1066529-1-yunqiang.su@cipunited.com/","msgid":"<20231113095458.1066529-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-13T09:54:58","name":"MIPS: Fix binutils-all tests for r6 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113095458.1066529-1-yunqiang.su@cipunited.com/mbox/"},{"id":164401,"url":"https://patchwork.plctlab.org/api/1.2/patches/164401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113104348.90526-1-nick.alcock@oracle.com/","msgid":"<20231113104348.90526-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-11-13T10:43:48","name":"libctf: adding CU mappings should be idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113104348.90526-1-nick.alcock@oracle.com/mbox/"},{"id":164444,"url":"https://patchwork.plctlab.org/api/1.2/patches/164444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-2-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:23","name":"[1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-2-mary.bennett@embecosm.com/mbox/"},{"id":164445,"url":"https://patchwork.plctlab.org/api/1.2/patches/164445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-3-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:24","name":"[2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-3-mary.bennett@embecosm.com/mbox/"},{"id":164446,"url":"https://patchwork.plctlab.org/api/1.2/patches/164446/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-4-mary.bennett@embecosm.com/","msgid":"<20231113121425.958923-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-11-13T12:14:25","name":"[3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231113121425.958923-4-mary.bennett@embecosm.com/mbox/"},{"id":164699,"url":"https://patchwork.plctlab.org/api/1.2/patches/164699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114012809.466953-1-cailulu@loongson.cn/","msgid":"<20231114012809.466953-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-11-14T01:28:09","name":"LoongArch: fix internal error when gas handling unsupported relocation type name.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114012809.466953-1-cailulu@loongson.cn/mbox/"},{"id":164706,"url":"https://patchwork.plctlab.org/api/1.2/patches/164706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114025856.863065-1-lin1.hu@intel.com/","msgid":"<20231114025856.863065-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-11-14T02:58:56","name":"[1/2] Reorder APX insns in i386.tbl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114025856.863065-1-lin1.hu@intel.com/mbox/"},{"id":164737,"url":"https://patchwork.plctlab.org/api/1.2/patches/164737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114062201.1499958-1-yunqiang.su@cipunited.com/","msgid":"<20231114062201.1499958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-14T06:22:01","name":"GAS/MIPS: add \"--defsym r6=\" for default when it'\''s r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114062201.1499958-1-yunqiang.su@cipunited.com/mbox/"},{"id":164801,"url":"https://patchwork.plctlab.org/api/1.2/patches/164801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114100305.1501344-1-yunqiang.su@cipunited.com/","msgid":"<20231114100305.1501344-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-14T10:03:05","name":"MIPS: Fix Irix gas testcases about pdr section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114100305.1501344-1-yunqiang.su@cipunited.com/mbox/"},{"id":165041,"url":"https://patchwork.plctlab.org/api/1.2/patches/165041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-2-david.faust@oracle.com/","msgid":"<20231114175805.7783-2-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-14T17:58:04","name":"[1/2] gas: add symbol_table_remove","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-2-david.faust@oracle.com/mbox/"},{"id":165042,"url":"https://patchwork.plctlab.org/api/1.2/patches/165042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-3-david.faust@oracle.com/","msgid":"<20231114175805.7783-3-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-14T17:58:05","name":"[2/2] bpf: remove symbols created during failed parse","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231114175805.7783-3-david.faust@oracle.com/mbox/"},{"id":165143,"url":"https://patchwork.plctlab.org/api/1.2/patches/165143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115025925.2891038-1-lin1.hu@intel.com/","msgid":"<20231115025925.2891038-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2023-11-15T02:59:25","name":"[v3] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115025925.2891038-1-lin1.hu@intel.com/mbox/"},{"id":165382,"url":"https://patchwork.plctlab.org/api/1.2/patches/165382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115134650.567742-1-sam@gentoo.org/","msgid":"<20231115134650.567742-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-11-15T13:46:49","name":"[COMMITTED] Finalized intl-update patches (deux)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115134650.567742-1-sam@gentoo.org/mbox/"},{"id":165442,"url":"https://patchwork.plctlab.org/api/1.2/patches/165442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115151806.2556428-1-sam@gentoo.org/","msgid":"<20231115151806.2556428-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-11-15T15:18:05","name":"[COMMITTED] Finalized intl-update patches (trois)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231115151806.2556428-1-sam@gentoo.org/mbox/"},{"id":165703,"url":"https://patchwork.plctlab.org/api/1.2/patches/165703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-2-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:02","name":"[v1,1/6] LoongArch: Fix ld --no-relax bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-2-mengqinggang@loongson.cn/mbox/"},{"id":165705,"url":"https://patchwork.plctlab.org/api/1.2/patches/165705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-3-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:03","name":"[v1,2/6] LoongArch: Directly delete relaxed instuctions in first relaxation pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-3-mengqinggang@loongson.cn/mbox/"},{"id":165704,"url":"https://patchwork.plctlab.org/api/1.2/patches/165704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-4-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:04","name":"[v1,3/6] LoongArch: Multiple relax_trip in one relax_pass","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-4-mengqinggang@loongson.cn/mbox/"},{"id":165706,"url":"https://patchwork.plctlab.org/api/1.2/patches/165706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-6-mengqinggang@loongson.cn/","msgid":"<20231116062307.3292483-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-16T06:23:06","name":"[v1,5/6] LoongArch: Modify link_info.relax_pass from 3 to 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231116062307.3292483-6-mengqinggang@loongson.cn/mbox/"},{"id":165772,"url":"https://patchwork.plctlab.org/api/1.2/patches/165772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com/","msgid":"<8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com>","list_archive_url":null,"date":"2023-11-16T11:28:24","name":"[2/5,BINUTILS] aarch64: Add features to the Statistical Profiling Extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dcf129a-88c8-198a-adbb-4da2e6403063@arm.com/mbox/"},{"id":165773,"url":"https://patchwork.plctlab.org/api/1.2/patches/165773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com/","msgid":"<122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com>","list_archive_url":null,"date":"2023-11-16T11:31:19","name":"[3/5,BINUTILS] aarch64: Add support to new features in RAS extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/122e823d-6989-4b1e-bfa1-ce8b9a6de2cc@arm.com/mbox/"},{"id":165774,"url":"https://patchwork.plctlab.org/api/1.2/patches/165774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com/","msgid":"<82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com>","list_archive_url":null,"date":"2023-11-16T11:38:03","name":"[4/5,BINUTILS] aarch64: Add new AT system instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82c92cc2-bdb2-487c-b50f-05ec88f861d7@arm.com/mbox/"},{"id":165777,"url":"https://patchwork.plctlab.org/api/1.2/patches/165777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com/","msgid":"<07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com>","list_archive_url":null,"date":"2023-11-16T11:43:59","name":"[BINUTILS] aarch64: Add ite feature system registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07b5a0b3-db95-4d30-9cbc-ee2ea39c400b@arm.com/mbox/"},{"id":165962,"url":"https://patchwork.plctlab.org/api/1.2/patches/165962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com/","msgid":"<82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com>","list_archive_url":null,"date":"2023-11-16T23:35:57","name":"Fix read_ranges for 32-bit long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82567b93-7ea5-bdbf-2940-59ad7c658f61@codesourcery.com/mbox/"},{"id":165989,"url":"https://patchwork.plctlab.org/api/1.2/patches/165989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117062053.1873-1-jinma@linux.alibaba.com/","msgid":"<20231117062053.1873-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-17T06:20:53","name":"RISC-V: Fix the wrong encoding and operand of the XTheadFmv extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117062053.1873-1-jinma@linux.alibaba.com/mbox/"},{"id":166287,"url":"https://patchwork.plctlab.org/api/1.2/patches/166287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117185428.10823-1-david.faust@oracle.com/","msgid":"<20231117185428.10823-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-11-17T18:54:28","name":"[v2] bpf: avoid creating wrong symbols while parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231117185428.10823-1-david.faust@oracle.com/mbox/"},{"id":166587,"url":"https://patchwork.plctlab.org/api/1.2/patches/166587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231118172147.23338-1-jose.marchesi@oracle.com/","msgid":"<20231118172147.23338-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-18T17:21:47","name":"[COMMITED] gas: bpf: do not allow referring to register names as symbols in operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231118172147.23338-1-jose.marchesi@oracle.com/mbox/"},{"id":166953,"url":"https://patchwork.plctlab.org/api/1.2/patches/166953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120070642.1250737-1-jiawei@iscas.ac.cn/","msgid":"<20231120070642.1250737-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-11-20T07:06:41","name":"[v3,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120070642.1250737-1-jiawei@iscas.ac.cn/mbox/"},{"id":166968,"url":"https://patchwork.plctlab.org/api/1.2/patches/166968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com/","msgid":"<4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com>","list_archive_url":null,"date":"2023-11-20T08:03:15","name":"x86: also prefer VEX encoding over EVEX one for VCVTNEPS2BF16 when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4d46ae40-6bcf-49ff-b921-39a50ec3e219@suse.com/mbox/"},{"id":166969,"url":"https://patchwork.plctlab.org/api/1.2/patches/166969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/665887a6-44f2-44a7-91e5-e8194db11758@suse.com/","msgid":"<665887a6-44f2-44a7-91e5-e8194db11758@suse.com>","list_archive_url":null,"date":"2023-11-20T08:06:41","name":"x86: shrink opcode sets table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/665887a6-44f2-44a7-91e5-e8194db11758@suse.com/mbox/"},{"id":167160,"url":"https://patchwork.plctlab.org/api/1.2/patches/167160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-2-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:30","name":"[1/6] s390: Position independent verification of relative addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-2-jremus@linux.ibm.com/mbox/"},{"id":167161,"url":"https://patchwork.plctlab.org/api/1.2/patches/167161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-3-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:31","name":"[2/6] s390: Add brasl edge test cases from ESA to z/Architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-3-jremus@linux.ibm.com/mbox/"},{"id":167162,"url":"https://patchwork.plctlab.org/api/1.2/patches/167162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-4-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:32","name":"[3/6] s390: Make operand table indices relative to each other","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-4-jremus@linux.ibm.com/mbox/"},{"id":167163,"url":"https://patchwork.plctlab.org/api/1.2/patches/167163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-5-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:33","name":"[4/6] s390: Align optional operand definition to specs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-5-jremus@linux.ibm.com/mbox/"},{"id":167159,"url":"https://patchwork.plctlab.org/api/1.2/patches/167159/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-6-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:34","name":"[5/6] s390: Add missing extended mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-6-jremus@linux.ibm.com/mbox/"},{"id":167164,"url":"https://patchwork.plctlab.org/api/1.2/patches/167164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-7-jremus@linux.ibm.com/","msgid":"<20231120140635.3642601-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-20T14:06:35","name":"[6/6] s390: Correct prno instruction name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120140635.3642601-7-jremus@linux.ibm.com/mbox/"},{"id":167257,"url":"https://patchwork.plctlab.org/api/1.2/patches/167257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120163353.1488312-1-tom@tromey.com/","msgid":"<20231120163353.1488312-1-tom@tromey.com>","list_archive_url":null,"date":"2023-11-20T16:33:53","name":"[pushed] Restore .gdb_index v9 display in readelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231120163353.1488312-1-tom@tromey.com/mbox/"},{"id":167504,"url":"https://patchwork.plctlab.org/api/1.2/patches/167504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121061113.1084-1-zengxiao@eswincomputing.com/","msgid":"<20231121061113.1084-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-21T06:11:13","name":"RISC-V: Update '\''Zfa'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121061113.1084-1-zengxiao@eswincomputing.com/mbox/"},{"id":167747,"url":"https://patchwork.plctlab.org/api/1.2/patches/167747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121134012.GA21972@lug-owl.de/","msgid":"<20231121134012.GA21972@lug-owl.de>","list_archive_url":null,"date":"2023-11-21T13:40:12","name":"PPC + ARC: Fix calloc() call","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121134012.GA21972@lug-owl.de/mbox/"},{"id":167857,"url":"https://patchwork.plctlab.org/api/1.2/patches/167857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121173447.29928-1-cupertino.miranda@oracle.com/","msgid":"<20231121173447.29928-1-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-11-21T17:34:47","name":"bpf: Fixed register parsing disambiguating with possible symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121173447.29928-1-cupertino.miranda@oracle.com/mbox/"},{"id":168008,"url":"https://patchwork.plctlab.org/api/1.2/patches/168008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-3-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-3-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:15","name":"[2/5] libdiagnostics v2: work-in-progress implementation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-3-dmalcolm@redhat.com/mbox/"},{"id":168006,"url":"https://patchwork.plctlab.org/api/1.2/patches/168006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-4-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-4-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:16","name":"[3/5] libdiagnostics v2: add C++ wrapper API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-4-dmalcolm@redhat.com/mbox/"},{"id":168009,"url":"https://patchwork.plctlab.org/api/1.2/patches/168009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-5-dmalcolm@redhat.com/","msgid":"<20231121222019.646253-5-dmalcolm@redhat.com>","list_archive_url":null,"date":"2023-11-21T22:20:17","name":"[4/5] diagnostics: add diagnostic_context::get_location_text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231121222019.646253-5-dmalcolm@redhat.com/mbox/"},{"id":168057,"url":"https://patchwork.plctlab.org/api/1.2/patches/168057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122013511.46088-1-patrick@rivosinc.com/","msgid":"<20231122013511.46088-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-22T01:35:11","name":"RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122013511.46088-1-patrick@rivosinc.com/mbox/"},{"id":168111,"url":"https://patchwork.plctlab.org/api/1.2/patches/168111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063716.1178790-1-yunqiang.su@cipunited.com/","msgid":"<20231122063716.1178790-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T06:37:16","name":"MIPS/GAS: Fix test failures due to jr encoding changes on r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063716.1178790-1-yunqiang.su@cipunited.com/mbox/"},{"id":168112,"url":"https://patchwork.plctlab.org/api/1.2/patches/168112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063929.1178834-1-yunqiang.su@cipunited.com/","msgid":"<20231122063929.1178834-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T06:39:29","name":"MIPS/GAS: Use addiu instead of addi in test elf-rel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122063929.1178834-1-yunqiang.su@cipunited.com/mbox/"},{"id":168182,"url":"https://patchwork.plctlab.org/api/1.2/patches/168182/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122090547.1434920-1-yunqiang.su@cipunited.com/","msgid":"<20231122090547.1434920-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-22T09:05:47","name":"MIPS/GAS: Set MSA info in .gnu_attribute section if used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122090547.1434920-1-yunqiang.su@cipunited.com/mbox/"},{"id":168412,"url":"https://patchwork.plctlab.org/api/1.2/patches/168412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj42yS7VxtmYrwkTN+6BZ2Kj9+Ztw2rdrUgWhByPaLc5AA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-11-22T15:25:14","name":"[REVIEW,ONLY] UNRATIFIED RISC-V: Add support for the '\''Zimop'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj42yS7VxtmYrwkTN+6BZ2Kj9+Ztw2rdrUgWhByPaLc5AA@mail.gmail.com/mbox/"},{"id":168424,"url":"https://patchwork.plctlab.org/api/1.2/patches/168424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160643.1326583-1-jremus@linux.ibm.com/","msgid":"<20231122160643.1326583-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-22T16:06:43","name":"[v2,4/6] s390: Align optional operand definition to specs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160643.1326583-1-jremus@linux.ibm.com/mbox/"},{"id":168425,"url":"https://patchwork.plctlab.org/api/1.2/patches/168425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160752.1351106-1-jremus@linux.ibm.com/","msgid":"<20231122160752.1351106-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-22T16:07:52","name":"[v2,5/6] s390: Add missing extended mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231122160752.1351106-1-jremus@linux.ibm.com/mbox/"},{"id":168729,"url":"https://patchwork.plctlab.org/api/1.2/patches/168729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231123064006.96381-1-lifang_xia@linux.alibaba.com/","msgid":"<20231123064006.96381-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2023-11-23T06:40:06","name":"RISCV: Do fixup for local symbols while with \"-mno-relax\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231123064006.96381-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":169218,"url":"https://patchwork.plctlab.org/api/1.2/patches/169218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124063512.2055623-1-yunqiang.su@cipunited.com/","msgid":"<20231124063512.2055623-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-24T06:35:12","name":"MIPS/GAS: Add -march=loongson2f to loongson-2f-3 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124063512.2055623-1-yunqiang.su@cipunited.com/mbox/"},{"id":169222,"url":"https://patchwork.plctlab.org/api/1.2/patches/169222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-1-lili.cui@intel.com/","msgid":"<20231124070213.3886483-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:05","name":"[1/9] Make const_1_mode print $1 in AT&T syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-1-lili.cui@intel.com/mbox/"},{"id":169223,"url":"https://patchwork.plctlab.org/api/1.2/patches/169223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-2-lili.cui@intel.com/","msgid":"<20231124070213.3886483-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:06","name":"[v3,2/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-2-lili.cui@intel.com/mbox/"},{"id":169221,"url":"https://patchwork.plctlab.org/api/1.2/patches/169221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-3-lili.cui@intel.com/","msgid":"<20231124070213.3886483-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:07","name":"[v3,3/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-3-lili.cui@intel.com/mbox/"},{"id":169228,"url":"https://patchwork.plctlab.org/api/1.2/patches/169228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-4-lili.cui@intel.com/","msgid":"<20231124070213.3886483-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:08","name":"[v3,4/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-4-lili.cui@intel.com/mbox/"},{"id":169225,"url":"https://patchwork.plctlab.org/api/1.2/patches/169225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-5-lili.cui@intel.com/","msgid":"<20231124070213.3886483-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:09","name":"[v3,5/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-5-lili.cui@intel.com/mbox/"},{"id":169226,"url":"https://patchwork.plctlab.org/api/1.2/patches/169226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-6-lili.cui@intel.com/","msgid":"<20231124070213.3886483-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:10","name":"[v3,6/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-6-lili.cui@intel.com/mbox/"},{"id":169224,"url":"https://patchwork.plctlab.org/api/1.2/patches/169224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-7-lili.cui@intel.com/","msgid":"<20231124070213.3886483-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:11","name":"[v3,7/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-7-lili.cui@intel.com/mbox/"},{"id":169314,"url":"https://patchwork.plctlab.org/api/1.2/patches/169314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-8-lili.cui@intel.com/","msgid":"<20231124070213.3886483-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:12","name":"[v3,8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-8-lili.cui@intel.com/mbox/"},{"id":169227,"url":"https://patchwork.plctlab.org/api/1.2/patches/169227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-9-lili.cui@intel.com/","msgid":"<20231124070213.3886483-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-24T07:02:13","name":"[v3,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124070213.3886483-9-lili.cui@intel.com/mbox/"},{"id":169239,"url":"https://patchwork.plctlab.org/api/1.2/patches/169239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124074655.14109-1-kito.cheng@sifive.com/","msgid":"<20231124074655.14109-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-11-24T07:46:56","name":"RISC-V: Add SiFive custom vector coprocessor interface instructions v1.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124074655.14109-1-kito.cheng@sifive.com/mbox/"},{"id":169274,"url":"https://patchwork.plctlab.org/api/1.2/patches/169274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875y1rh8s6.fsf@redhat.com/","msgid":"<875y1rh8s6.fsf@redhat.com>","list_archive_url":null,"date":"2023-11-24T08:09:45","name":"Commit: Fix building s390 target with clang","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875y1rh8s6.fsf@redhat.com/mbox/"},{"id":169308,"url":"https://patchwork.plctlab.org/api/1.2/patches/169308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124085512.1812516-1-yunqiang.su@cipunited.com/","msgid":"<20231124085512.1812516-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-11-24T08:55:12","name":"MIPS/GAS: mips.exp, mark all mipsisa32*-linux as addr32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231124085512.1812516-1-yunqiang.su@cipunited.com/mbox/"},{"id":169310,"url":"https://patchwork.plctlab.org/api/1.2/patches/169310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com/","msgid":"<94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com>","list_archive_url":null,"date":"2023-11-24T09:03:26","name":"[1/6] x86: last-insn recording should be per-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94626e2b-0e73-4267-9c80-cb25e1dbab9b@suse.com/mbox/"},{"id":169311,"url":"https://patchwork.plctlab.org/api/1.2/patches/169311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com/","msgid":"<1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com>","list_archive_url":null,"date":"2023-11-24T09:03:50","name":"[2/6] x86: suppress optimization after potential non-insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1cfe196e-4830-49f2-b06c-9c947c4996b5@suse.com/mbox/"},{"id":169312,"url":"https://patchwork.plctlab.org/api/1.2/patches/169312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com/","msgid":"<8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com>","list_archive_url":null,"date":"2023-11-24T09:04:17","name":"[3/6] gas: no md_cons_align() for .nop{,s}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8857c2de-39b6-43c7-93d9-43554ef317c3@suse.com/mbox/"},{"id":169313,"url":"https://patchwork.plctlab.org/api/1.2/patches/169313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e39d06fb-e0e9-4525-a9ed-290907875b8e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-24T09:05:03","name":"[4/6] x86: i386_cons_align() badly affects diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e39d06fb-e0e9-4525-a9ed-290907875b8e@suse.com/mbox/"},{"id":169315,"url":"https://patchwork.plctlab.org/api/1.2/patches/169315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6186c042-e778-470f-a995-1522aca041ea@suse.com/","msgid":"<6186c042-e778-470f-a995-1522aca041ea@suse.com>","list_archive_url":null,"date":"2023-11-24T09:05:31","name":"[5/6] x86: adjust NOP generation after potential non-insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6186c042-e778-470f-a995-1522aca041ea@suse.com/mbox/"},{"id":169316,"url":"https://patchwork.plctlab.org/api/1.2/patches/169316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c3ac7781-313d-4c21-b855-078f994ce6cd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-11-24T09:06:18","name":"[6/6] gas: drop unused fields from struct segment_info_struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c3ac7781-313d-4c21-b855-078f994ce6cd@suse.com/mbox/"},{"id":169323,"url":"https://patchwork.plctlab.org/api/1.2/patches/169323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com/","msgid":"<90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com>","list_archive_url":null,"date":"2023-11-24T09:18:13","name":"x86: allow 32-bit reg to be used with U{RD,WR}MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90620ac0-6f37-4fdc-b9be-1e01950a081d@suse.com/mbox/"},{"id":169404,"url":"https://patchwork.plctlab.org/api/1.2/patches/169404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com/","msgid":"<2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com>","list_archive_url":null,"date":"2023-11-24T12:39:47","name":"[Binutils] AArch64: Enable Debug (FEAT_DEBUGv8p9) extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eed4bf8-2c7e-42ce-8ac4-498858d3b8d7@arm.com/mbox/"},{"id":169411,"url":"https://patchwork.plctlab.org/api/1.2/patches/169411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com/","msgid":"<46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com>","list_archive_url":null,"date":"2023-11-24T13:16:52","name":"[RFC] gas: correct .bss documentation for non-ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46f298e0-7452-4f7e-b6e0-5ec363b30878@suse.com/mbox/"},{"id":169759,"url":"https://patchwork.plctlab.org/api/1.2/patches/169759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZWIwAD8aosBVZqGk@tucnak/","msgid":"","list_archive_url":null,"date":"2023-11-25T17:33:52","name":"libiberty, ld: Use x86 HW optimized sha1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZWIwAD8aosBVZqGk@tucnak/mbox/"},{"id":169951,"url":"https://patchwork.plctlab.org/api/1.2/patches/169951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024107.20028-1-zengxiao@eswincomputing.com/","msgid":"<20231127024107.20028-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-27T02:41:07","name":"RISC-V: Imply '\''Zicsr'\'' from '\''Zicntr'\'' and '\''Zihpm'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024107.20028-1-zengxiao@eswincomputing.com/mbox/"},{"id":169952,"url":"https://patchwork.plctlab.org/api/1.2/patches/169952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024850.22977-1-zengxiao@eswincomputing.com/","msgid":"<20231127024850.22977-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-11-27T02:48:50","name":"[v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127024850.22977-1-zengxiao@eswincomputing.com/mbox/"},{"id":170052,"url":"https://patchwork.plctlab.org/api/1.2/patches/170052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-2-haochen.jiang@intel.com/","msgid":"<20231127084333.236234-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-11-27T08:43:32","name":"[1/2] testsuite: Clean up #as in dump file for i386 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-2-haochen.jiang@intel.com/mbox/"},{"id":170051,"url":"https://patchwork.plctlab.org/api/1.2/patches/170051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-3-haochen.jiang@intel.com/","msgid":"<20231127084333.236234-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-11-27T08:43:33","name":"[2/2] testsuite: Clean up .allow_index_reg in i386 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127084333.236234-3-haochen.jiang@intel.com/mbox/"},{"id":170108,"url":"https://patchwork.plctlab.org/api/1.2/patches/170108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127123106.3600817-1-lili.cui@intel.com/","msgid":"<20231127123106.3600817-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-11-27T12:31:06","name":"Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231127123106.3600817-1-lili.cui@intel.com/mbox/"},{"id":170525,"url":"https://patchwork.plctlab.org/api/1.2/patches/170525/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128035615.1496147-1-mengqinggang@loongson.cn/","msgid":"<20231128035615.1496147-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-28T03:56:15","name":"LoongArch: Add R_LARCH_ALIGN_MAX relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128035615.1496147-1-mengqinggang@loongson.cn/mbox/"},{"id":170554,"url":"https://patchwork.plctlab.org/api/1.2/patches/170554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128060336.1463662-1-jiawei@iscas.ac.cn/","msgid":"<20231128060336.1463662-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-11-28T06:03:36","name":"RISC-V: Supports Zcmt extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128060336.1463662-1-jiawei@iscas.ac.cn/mbox/"},{"id":170636,"url":"https://patchwork.plctlab.org/api/1.2/patches/170636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-3-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:02","name":"[v3,2/9] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-3-ishitatsuyuki@gmail.com/mbox/"},{"id":170634,"url":"https://patchwork.plctlab.org/api/1.2/patches/170634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-4-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:03","name":"[v3,3/9] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-4-ishitatsuyuki@gmail.com/mbox/"},{"id":170736,"url":"https://patchwork.plctlab.org/api/1.2/patches/170736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-5-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:04","name":"[v3,4/9] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-5-ishitatsuyuki@gmail.com/mbox/"},{"id":170776,"url":"https://patchwork.plctlab.org/api/1.2/patches/170776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-6-ishitatsuyuki@gmail.com/","msgid":"<20231128085109.28422-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-11-28T08:51:05","name":"[v3,5/9] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128085109.28422-6-ishitatsuyuki@gmail.com/mbox/"},{"id":170796,"url":"https://patchwork.plctlab.org/api/1.2/patches/170796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128140525.29734-1-jose.marchesi@oracle.com/","msgid":"<20231128140525.29734-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-28T14:05:25","name":"[COMMITTED] gas: change meaning of ; in the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128140525.29734-1-jose.marchesi@oracle.com/mbox/"},{"id":170930,"url":"https://patchwork.plctlab.org/api/1.2/patches/170930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128195809.1299822-1-vladimir.mezentsev@oracle.com/","msgid":"<20231128195809.1299822-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-11-28T19:58:09","name":"gprofng: updated man pages and user guide","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231128195809.1299822-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":171371,"url":"https://patchwork.plctlab.org/api/1.2/patches/171371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydda5qwwszr.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-11-29T14:10:00","name":"libiberty: Disable hwcaps for sha1.o","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydda5qwwszr.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":171566,"url":"https://patchwork.plctlab.org/api/1.2/patches/171566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129204434.2880380-1-jremus@linux.ibm.com/","msgid":"<20231129204434.2880380-1-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-11-29T20:44:34","name":"s390: Support for jump visualization in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129204434.2880380-1-jremus@linux.ibm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-11/mbox/"},{"id":45,"url":"https://patchwork.plctlab.org/api/1.2/bundles/45/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":171648,"url":"https://patchwork.plctlab.org/api/1.2/patches/171648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129224213.1345331-1-patrick@rivosinc.com/","msgid":"<20231129224213.1345331-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-29T22:42:13","name":"[v2] RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231129224213.1345331-1-patrick@rivosinc.com/mbox/"},{"id":171728,"url":"https://patchwork.plctlab.org/api/1.2/patches/171728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130035520.1369012-1-patrick@rivosinc.com/","msgid":"<20231130035520.1369012-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-11-30T03:55:20","name":"[v3] RISC-V: Avoid updating state until symbol is found","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130035520.1369012-1-patrick@rivosinc.com/mbox/"},{"id":171760,"url":"https://patchwork.plctlab.org/api/1.2/patches/171760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130075028.18699-1-jose.marchesi@oracle.com/","msgid":"<20231130075028.18699-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-11-30T07:50:28","name":"[COMMITTED] gas: support double-slash line comments in BPF assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130075028.18699-1-jose.marchesi@oracle.com/mbox/"},{"id":171830,"url":"https://patchwork.plctlab.org/api/1.2/patches/171830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-2-mengqinggang@loongson.cn/","msgid":"<20231130111328.3236602-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-30T11:13:27","name":"[v1,1/2] LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-2-mengqinggang@loongson.cn/mbox/"},{"id":171831,"url":"https://patchwork.plctlab.org/api/1.2/patches/171831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-3-mengqinggang@loongson.cn/","msgid":"<20231130111328.3236602-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-11-30T11:13:28","name":"[v1,2/2] LoongArch: Add call and tail pseudo instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231130111328.3236602-3-mengqinggang@loongson.cn/mbox/"},{"id":172223,"url":"https://patchwork.plctlab.org/api/1.2/patches/172223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201024739.1401739-1-patrick@rivosinc.com/","msgid":"<20231201024739.1401739-1-patrick@rivosinc.com>","list_archive_url":null,"date":"2023-12-01T02:47:39","name":"RISC-V: Make riscv_is_mapping_symbol stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201024739.1401739-1-patrick@rivosinc.com/mbox/"},{"id":172319,"url":"https://patchwork.plctlab.org/api/1.2/patches/172319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com/","msgid":"<107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com>","list_archive_url":null,"date":"2023-12-01T08:49:20","name":"binutils/Dwarf: avoid \"shadowing\" of glibc function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/107c2a7d-7c60-4278-8437-7bb7191c8ccb@suse.com/mbox/"},{"id":172320,"url":"https://patchwork.plctlab.org/api/1.2/patches/172320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cfef912-c577-4532-b199-61b98f45603b@suse.com/","msgid":"<3cfef912-c577-4532-b199-61b98f45603b@suse.com>","list_archive_url":null,"date":"2023-12-01T08:49:44","name":"ld: fix build with old makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cfef912-c577-4532-b199-61b98f45603b@suse.com/mbox/"},{"id":172321,"url":"https://patchwork.plctlab.org/api/1.2/patches/172321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com/","msgid":"<129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com>","list_archive_url":null,"date":"2023-12-01T08:50:22","name":"Arm64: fix build for certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/129611e0-574d-49e6-a7b5-96ca412b9f99@suse.com/mbox/"},{"id":172327,"url":"https://patchwork.plctlab.org/api/1.2/patches/172327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-2-cailulu@loongson.cn/","msgid":"<20231201090424.854662-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:21","name":"[v1,1/4] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-2-cailulu@loongson.cn/mbox/"},{"id":172326,"url":"https://patchwork.plctlab.org/api/1.2/patches/172326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-3-cailulu@loongson.cn/","msgid":"<20231201090424.854662-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:22","name":"[v1,2/4] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-3-cailulu@loongson.cn/mbox/"},{"id":172329,"url":"https://patchwork.plctlab.org/api/1.2/patches/172329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-4-cailulu@loongson.cn/","msgid":"<20231201090424.854662-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:23","name":"[v1,3/4] LoongArch: Add transition support for DESC to LE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-4-cailulu@loongson.cn/mbox/"},{"id":172328,"url":"https://patchwork.plctlab.org/api/1.2/patches/172328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-5-cailulu@loongson.cn/","msgid":"<20231201090424.854662-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-01T09:04:24","name":"[v1,4/4] LoongArch: Add testsuits for TLSDESC in gas and ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090424.854662-5-cailulu@loongson.cn/mbox/"},{"id":172330,"url":"https://patchwork.plctlab.org/api/1.2/patches/172330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:26","name":"[v1,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172332,"url":"https://patchwork.plctlab.org/api/1.2/patches/172332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:27","name":"[v1,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172334,"url":"https://patchwork.plctlab.org/api/1.2/patches/172334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:28","name":"[v1,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172333,"url":"https://patchwork.plctlab.org/api/1.2/patches/172333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:29","name":"[v1,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172331,"url":"https://patchwork.plctlab.org/api/1.2/patches/172331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231201090730.20521-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-01T09:07:30","name":"[v1,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201090730.20521-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172491,"url":"https://patchwork.plctlab.org/api/1.2/patches/172491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d29d5ad1-9d6d-46ed-a31c-5eb4dceedc7a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-01T13:31:10","name":"[1/2] x86: Intel syntax implies Intel mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d29d5ad1-9d6d-46ed-a31c-5eb4dceedc7a@suse.com/mbox/"},{"id":172492,"url":"https://patchwork.plctlab.org/api/1.2/patches/172492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bbcd1c7d-05bd-4fb0-b152-9beb15c03075@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-01T13:31:37","name":"[2/2] x86: fold assembly dialect attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bbcd1c7d-05bd-4fb0-b152-9beb15c03075@suse.com/mbox/"},{"id":172582,"url":"https://patchwork.plctlab.org/api/1.2/patches/172582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201172140.563656-1-hjl.tools@gmail.com/","msgid":"<20231201172140.563656-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-01T17:21:40","name":"Fix ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231201172140.563656-1-hjl.tools@gmail.com/mbox/"},{"id":172745,"url":"https://patchwork.plctlab.org/api/1.2/patches/172745/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:30","name":"[v2,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172744,"url":"https://patchwork.plctlab.org/api/1.2/patches/172744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:31","name":"[v2,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172742,"url":"https://patchwork.plctlab.org/api/1.2/patches/172742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:32","name":"[v2,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172743,"url":"https://patchwork.plctlab.org/api/1.2/patches/172743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:33","name":"[v2,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172746,"url":"https://patchwork.plctlab.org/api/1.2/patches/172746/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231202065334.25904-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-02T06:53:34","name":"[v2,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202065334.25904-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":172851,"url":"https://patchwork.plctlab.org/api/1.2/patches/172851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202141722.1323526-2-arsen@aarsen.me/","msgid":"<20231202141722.1323526-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-12-02T14:16:07","name":"gettext: disable install, docs targets, libasprintf, threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231202141722.1323526-2-arsen@aarsen.me/mbox/"},{"id":173021,"url":"https://patchwork.plctlab.org/api/1.2/patches/173021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW0HHaeb8XVSW+Jx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-03T22:54:21","name":"aarch64-elf: FAIL: Check indirect call stub to BTI stub relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW0HHaeb8XVSW+Jx@squeak.grove.modra.org/mbox/"},{"id":173256,"url":"https://patchwork.plctlab.org/api/1.2/patches/173256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204120329.1674846-1-n.schier@avm.de/","msgid":"<20231204120329.1674846-1-n.schier@avm.de>","list_archive_url":null,"date":"2023-12-04T12:03:29","name":"nm: Enforce 32-bit width limit when printing 32-bit values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204120329.1674846-1-n.schier@avm.de/mbox/"},{"id":173440,"url":"https://patchwork.plctlab.org/api/1.2/patches/173440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204151231.60788-1-tom@tromey.com/","msgid":"<20231204151231.60788-1-tom@tromey.com>","list_archive_url":null,"date":"2023-12-04T15:12:31","name":"Fix two buglets in .debug_names dumping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231204151231.60788-1-tom@tromey.com/mbox/"},{"id":173769,"url":"https://patchwork.plctlab.org/api/1.2/patches/173769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V0EjRvJnpAzDn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:48:32","name":"Don'\''t use free_contents in _bfd_elf_slurp_version_tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V0EjRvJnpAzDn@squeak.grove.modra.org/mbox/"},{"id":173770,"url":"https://patchwork.plctlab.org/api/1.2/patches/173770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V9LkM3AXhJC6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:49:08","name":"memory leak in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7V9LkM3AXhJC6v@squeak.grove.modra.org/mbox/"},{"id":173774,"url":"https://patchwork.plctlab.org/api/1.2/patches/173774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7WFbgjNOqRcfsF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-05T07:49:41","name":"alpha_ecoff_get_relocated_section_contents buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZW7WFbgjNOqRcfsF@squeak.grove.modra.org/mbox/"},{"id":174171,"url":"https://patchwork.plctlab.org/api/1.2/patches/174171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231205190547.52950-1-xry111@xry111.site/","msgid":"<20231205190547.52950-1-xry111@xry111.site>","list_archive_url":null,"date":"2023-12-05T19:05:47","name":"LoongArch: Allow la.got -> la.pcrel relaxation for shared object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231205190547.52950-1-xry111@xry111.site/mbox/"},{"id":174285,"url":"https://patchwork.plctlab.org/api/1.2/patches/174285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206031724.2330403-1-mengqinggang@loongson.cn/","msgid":"<20231206031724.2330403-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-06T03:17:24","name":"LoongArch: Add support for b \".L1\" and beq \"$t0\", \"$t1\", \".L1\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206031724.2330403-1-mengqinggang@loongson.cn/mbox/"},{"id":174571,"url":"https://patchwork.plctlab.org/api/1.2/patches/174571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206131228.2227335-1-lili.cui@intel.com/","msgid":"<20231206131228.2227335-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-06T13:12:28","name":"Clean reg class and base_reg for input output operand (%dx).","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206131228.2227335-1-lili.cui@intel.com/mbox/"},{"id":174668,"url":"https://patchwork.plctlab.org/api/1.2/patches/174668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ff0c22bf79023edc29f8f661b683542b771cb2.1701879297.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-12-06T16:15:26","name":"bfd: make _bfd_section_size_insane part of the public API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ff0c22bf79023edc29f8f661b683542b771cb2.1701879297.git.aburgess@redhat.com/mbox/"},{"id":174684,"url":"https://patchwork.plctlab.org/api/1.2/patches/174684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206175231.4384-1-palmer@rivosinc.com/","msgid":"<20231206175231.4384-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-12-06T17:52:31","name":"RISC-V: Fix \"withand\" in LEB128 error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231206175231.4384-1-palmer@rivosinc.com/mbox/"},{"id":174892,"url":"https://patchwork.plctlab.org/api/1.2/patches/174892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207031203.14734-1-zengxiao@eswincomputing.com/","msgid":"<20231207031203.14734-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-12-07T03:12:03","name":"[PING^1,v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207031203.14734-1-zengxiao@eswincomputing.com/mbox/"},{"id":175024,"url":"https://patchwork.plctlab.org/api/1.2/patches/175024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085340.2900827-1-lili.cui@intel.com/","msgid":"<20231207085340.2900827-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T08:53:40","name":"[v4,2/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085340.2900827-1-lili.cui@intel.com/mbox/"},{"id":175025,"url":"https://patchwork.plctlab.org/api/1.2/patches/175025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085610.2901080-1-lili.cui@intel.com/","msgid":"<20231207085610.2901080-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T08:56:10","name":"[v2] Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207085610.2901080-1-lili.cui@intel.com/mbox/"},{"id":175030,"url":"https://patchwork.plctlab.org/api/1.2/patches/175030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207090146.2901286-1-lili.cui@intel.com/","msgid":"<20231207090146.2901286-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-07T09:01:46","name":"[v4,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231207090146.2901286-1-lili.cui@intel.com/mbox/"},{"id":175192,"url":"https://patchwork.plctlab.org/api/1.2/patches/175192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj7a_DCDgKVqqg7jLzGZ-+NgS2nyYTedxv24N-k3covxCw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-12-07T15:02:24","name":"[REVIEW,ONLY,v2] UNRATIFIED RISC-V: Add support for the '\''Zimop'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP9EGj7a_DCDgKVqqg7jLzGZ-+NgS2nyYTedxv24N-k3covxCw@mail.gmail.com/mbox/"},{"id":175618,"url":"https://patchwork.plctlab.org/api/1.2/patches/175618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3163178-cae0-41ea-a9de-318866d0a4a2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-08T07:00:04","name":"[1/3] x86: don'\''t needlessly override .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3163178-cae0-41ea-a9de-318866d0a4a2@suse.com/mbox/"},{"id":175625,"url":"https://patchwork.plctlab.org/api/1.2/patches/175625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com/","msgid":"<00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com>","list_archive_url":null,"date":"2023-12-08T07:01:02","name":"[2/3] ELF: reliably invoke md_elf_section_change_hook()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ae907a-8fe1-44b1-9e1f-2c20d33a31a5@suse.com/mbox/"},{"id":175633,"url":"https://patchwork.plctlab.org/api/1.2/patches/175633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com/","msgid":"<8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com>","list_archive_url":null,"date":"2023-12-08T07:01:32","name":"[3/3] x86: last-insn recording should be per-subsection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bee4d1a-9d7d-4fb0-980c-f40c404fa542@suse.com/mbox/"},{"id":175881,"url":"https://patchwork.plctlab.org/api/1.2/patches/175881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-2-jremus@linux.ibm.com/","msgid":"<20231208160330.1387610-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-08T16:03:29","name":"[1/2] s390: Fix build when using EXEEXT_FOR_BUILD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-2-jremus@linux.ibm.com/mbox/"},{"id":175882,"url":"https://patchwork.plctlab.org/api/1.2/patches/175882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-3-jremus@linux.ibm.com/","msgid":"<20231208160330.1387610-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-08T16:03:30","name":"[2/2] s390: Optionally print instruction description in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231208160330.1387610-3-jremus@linux.ibm.com/mbox/"},{"id":176222,"url":"https://patchwork.plctlab.org/api/1.2/patches/176222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de/","msgid":"<959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de>","list_archive_url":null,"date":"2023-12-09T17:37:21","name":"[avr] PR31124: Support rodata in flash for more AVR devices","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/959585a4-d3b7-499a-ad6a-3a3ae7f805cc@gjlay.de/mbox/"},{"id":176319,"url":"https://patchwork.plctlab.org/api/1.2/patches/176319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231210094132.3236040-1-mengqinggang@loongson.cn/","msgid":"<20231210094132.3236040-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-10T09:41:32","name":"[v1] LoongArch: Add support for and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231210094132.3236040-1-mengqinggang@loongson.cn/mbox/"},{"id":176450,"url":"https://patchwork.plctlab.org/api/1.2/patches/176450/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211033339.19303-1-nelson@rivosinc.com/","msgid":"<20231211033339.19303-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-12-11T03:33:39","name":"[committed] RISC-V/gas: Clarify the definition of `relaxable'\'' in md_apply_fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211033339.19303-1-nelson@rivosinc.com/mbox/"},{"id":176479,"url":"https://patchwork.plctlab.org/api/1.2/patches/176479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-2-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:47","name":"[V3,01/13] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-2-indu.bhagat@oracle.com/mbox/"},{"id":176483,"url":"https://patchwork.plctlab.org/api/1.2/patches/176483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-3-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:48","name":"[V3,02/13] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-3-indu.bhagat@oracle.com/mbox/"},{"id":176488,"url":"https://patchwork.plctlab.org/api/1.2/patches/176488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-4-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:49","name":"[V3,03/13] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-4-indu.bhagat@oracle.com/mbox/"},{"id":176484,"url":"https://patchwork.plctlab.org/api/1.2/patches/176484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-5-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:50","name":"[V3,04/13] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-5-indu.bhagat@oracle.com/mbox/"},{"id":176489,"url":"https://patchwork.plctlab.org/api/1.2/patches/176489/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-6-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:51","name":"[V3,05/13] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-6-indu.bhagat@oracle.com/mbox/"},{"id":176481,"url":"https://patchwork.plctlab.org/api/1.2/patches/176481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-7-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:52","name":"[V3,06/13] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-7-indu.bhagat@oracle.com/mbox/"},{"id":176486,"url":"https://patchwork.plctlab.org/api/1.2/patches/176486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-8-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:53","name":"[V3,07/13] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-8-indu.bhagat@oracle.com/mbox/"},{"id":176482,"url":"https://patchwork.plctlab.org/api/1.2/patches/176482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-9-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:54","name":"[V3,08/13] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-9-indu.bhagat@oracle.com/mbox/"},{"id":176485,"url":"https://patchwork.plctlab.org/api/1.2/patches/176485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-10-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:55","name":"[V3,09/13] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-10-indu.bhagat@oracle.com/mbox/"},{"id":176493,"url":"https://patchwork.plctlab.org/api/1.2/patches/176493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-11-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:56","name":"[V3,10/13] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-11-indu.bhagat@oracle.com/mbox/"},{"id":176490,"url":"https://patchwork.plctlab.org/api/1.2/patches/176490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-12-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:57","name":"[V3,11/13] i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-12-indu.bhagat@oracle.com/mbox/"},{"id":176491,"url":"https://patchwork.plctlab.org/api/1.2/patches/176491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-13-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:58","name":"[V3,12/13] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-13-indu.bhagat@oracle.com/mbox/"},{"id":176487,"url":"https://patchwork.plctlab.org/api/1.2/patches/176487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-14-indu.bhagat@oracle.com/","msgid":"<20231211060359.3561062-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-12-11T06:03:59","name":"[V3,13/13] gas/NEWS: announce the new command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211060359.3561062-14-indu.bhagat@oracle.com/mbox/"},{"id":176600,"url":"https://patchwork.plctlab.org/api/1.2/patches/176600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c4ed980c-cac1-4901-b18f-563d889afcab@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-11T10:51:25","name":"gas: aarch64: Add system registers for Debug and PMU extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c4ed980c-cac1-4901-b18f-563d889afcab@arm.com/mbox/"},{"id":176610,"url":"https://patchwork.plctlab.org/api/1.2/patches/176610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-2-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:44:58","name":"[v2,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-2-mary.bennett@embecosm.com/mbox/"},{"id":176611,"url":"https://patchwork.plctlab.org/api/1.2/patches/176611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-3-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:44:59","name":"[v2,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-3-mary.bennett@embecosm.com/mbox/"},{"id":176612,"url":"https://patchwork.plctlab.org/api/1.2/patches/176612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-4-mary.bennett@embecosm.com/","msgid":"<20231211114500.3695548-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-12-11T11:45:00","name":"[v2,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231211114500.3695548-4-mary.bennett@embecosm.com/mbox/"},{"id":176706,"url":"https://patchwork.plctlab.org/api/1.2/patches/176706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433944f9-2735-4113-ab9c-d546abf0aa45@suse.com/","msgid":"<433944f9-2735-4113-ab9c-d546abf0aa45@suse.com>","list_archive_url":null,"date":"2023-12-11T13:08:40","name":"[v2,1/4] x86: don'\''t needlessly override .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433944f9-2735-4113-ab9c-d546abf0aa45@suse.com/mbox/"},{"id":176707,"url":"https://patchwork.plctlab.org/api/1.2/patches/176707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/956811de-8605-44da-9429-4107f0bc114f@suse.com/","msgid":"<956811de-8605-44da-9429-4107f0bc114f@suse.com>","list_archive_url":null,"date":"2023-12-11T13:09:20","name":"[v2,2/4] ELF: drop \"push\" parameter from obj_elf_change_section()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/956811de-8605-44da-9429-4107f0bc114f@suse.com/mbox/"},{"id":176708,"url":"https://patchwork.plctlab.org/api/1.2/patches/176708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com/","msgid":"<49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com>","list_archive_url":null,"date":"2023-12-11T13:09:50","name":"[v2,3/4] ELF: reliably invoke md_elf_section_change_hook()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/49271770-95e3-4c34-9e0a-aa9886ad6760@suse.com/mbox/"},{"id":176709,"url":"https://patchwork.plctlab.org/api/1.2/patches/176709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2b749f6-d52b-4fb5-ba8b-da16884036b3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-11T13:10:11","name":"[v2,4/4] x86: last-insn recording should be per-subsection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2b749f6-d52b-4fb5-ba8b-da16884036b3@suse.com/mbox/"},{"id":177216,"url":"https://patchwork.plctlab.org/api/1.2/patches/177216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edfroi0w.fsf@redhat.com/","msgid":"<87edfroi0w.fsf@redhat.com>","list_archive_url":null,"date":"2023-12-12T10:02:39","name":"Commit: Fix whitespace snafu in tc-riscv.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87edfroi0w.fsf@redhat.com/mbox/"},{"id":177484,"url":"https://patchwork.plctlab.org/api/1.2/patches/177484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXiWmK19GVwZBsIX@mx3210.localdomain/","msgid":"","list_archive_url":null,"date":"2023-12-12T17:21:28","name":"Fix segmentation fault in bfd/elf32-hppa.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXiWmK19GVwZBsIX@mx3210.localdomain/mbox/"},{"id":177837,"url":"https://patchwork.plctlab.org/api/1.2/patches/177837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydd7cliphv2.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-12-13T09:33:05","name":"ld: Add lib32 directories for 32-bit emulation on FreeBSD/amd64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ydd7cliphv2.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":177983,"url":"https://patchwork.plctlab.org/api/1.2/patches/177983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231213130826.3723722-1-lili.cui@intel.com/","msgid":"<20231213130826.3723722-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-13T13:08:26","name":"Remove redundant Byte, Word, Dword and Qword from insn templates.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231213130826.3723722-1-lili.cui@intel.com/mbox/"},{"id":178128,"url":"https://patchwork.plctlab.org/api/1.2/patches/178128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36deddd8-d923-4913-9773-740d85f76e72@arm.com/","msgid":"<36deddd8-d923-4913-9773-740d85f76e72@arm.com>","list_archive_url":null,"date":"2023-12-13T15:41:43","name":"[Binutils] aarch64: Enable Cortex-X3 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36deddd8-d923-4913-9773-740d85f76e72@arm.com/mbox/"},{"id":178406,"url":"https://patchwork.plctlab.org/api/1.2/patches/178406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015354.791925-1-mengqinggang@loongson.cn/","msgid":"<20231214015354.791925-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T01:53:54","name":"[v1] LoongArch: Add support for the third expression of .align for R_LARCH_ALIGN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015354.791925-1-mengqinggang@loongson.cn/mbox/"},{"id":178407,"url":"https://patchwork.plctlab.org/api/1.2/patches/178407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015422.2289661-1-vladimir.mezentsev@oracle.com/","msgid":"<20231214015422.2289661-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-14T01:54:22","name":"gprofng: fix -Wuse-after-free warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214015422.2289661-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":178418,"url":"https://patchwork.plctlab.org/api/1.2/patches/178418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-2-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:35","name":"[v2,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-2-cailulu@loongson.cn/mbox/"},{"id":178416,"url":"https://patchwork.plctlab.org/api/1.2/patches/178416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-3-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:36","name":"[v2,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-3-cailulu@loongson.cn/mbox/"},{"id":178417,"url":"https://patchwork.plctlab.org/api/1.2/patches/178417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-4-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:37","name":"[v2,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-4-cailulu@loongson.cn/mbox/"},{"id":178419,"url":"https://patchwork.plctlab.org/api/1.2/patches/178419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-5-cailulu@loongson.cn/","msgid":"<20231214022939.1232314-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:29:38","name":"[v2,4/5] LoongArch: TLS LD/GD/DESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214022939.1232314-5-cailulu@loongson.cn/mbox/"},{"id":178424,"url":"https://patchwork.plctlab.org/api/1.2/patches/178424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-2-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:45","name":"[v3,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-2-cailulu@loongson.cn/mbox/"},{"id":178423,"url":"https://patchwork.plctlab.org/api/1.2/patches/178423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-3-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:46","name":"[v3,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-3-cailulu@loongson.cn/mbox/"},{"id":178425,"url":"https://patchwork.plctlab.org/api/1.2/patches/178425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-4-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:47","name":"[v3,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-4-cailulu@loongson.cn/mbox/"},{"id":178426,"url":"https://patchwork.plctlab.org/api/1.2/patches/178426/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-5-cailulu@loongson.cn/","msgid":"<20231214025049.1629419-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:50:48","name":"[v3,4/5] LoongArch: TLS LD/GD/DESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025049.1629419-5-cailulu@loongson.cn/mbox/"},{"id":178429,"url":"https://patchwork.plctlab.org/api/1.2/patches/178429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025852.1657496-1-cailulu@loongson.cn/","msgid":"<20231214025852.1657496-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-14T02:58:52","name":"[v3,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214025852.1657496-1-cailulu@loongson.cn/mbox/"},{"id":178503,"url":"https://patchwork.plctlab.org/api/1.2/patches/178503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-2-mengqinggang@loongson.cn/","msgid":"<20231214063916.2340161-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T06:39:15","name":"[v2,1/2] LoongArch: Add new relocation R_LARCH_CALL36","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-2-mengqinggang@loongson.cn/mbox/"},{"id":178504,"url":"https://patchwork.plctlab.org/api/1.2/patches/178504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-3-mengqinggang@loongson.cn/","msgid":"<20231214063916.2340161-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-14T06:39:16","name":"[v2,2/2] LoongArch: Add call36 and tail36 pseudo instructions for medium code model","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231214063916.2340161-3-mengqinggang@loongson.cn/mbox/"},{"id":178992,"url":"https://patchwork.plctlab.org/api/1.2/patches/178992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215015709.31654-1-zengxiao@eswincomputing.com/","msgid":"<20231215015709.31654-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2023-12-15T01:57:09","name":"[PING^2,v2] RISC-V: Imply '\''Zicntr'\'' and '\''Zihpm'\'' implicitly depended on '\''Zicsr'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215015709.31654-1-zengxiao@eswincomputing.com/mbox/"},{"id":178995,"url":"https://patchwork.plctlab.org/api/1.2/patches/178995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215022359.2702206-1-haochen.jiang@intel.com/","msgid":"<20231215022359.2702206-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-15T02:23:59","name":"x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215022359.2702206-1-haochen.jiang@intel.com/mbox/"},{"id":179025,"url":"https://patchwork.plctlab.org/api/1.2/patches/179025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXvEvjFRF4xFNj1+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-15T03:15:10","name":"PR31145, potential memory leak in binutils/ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZXvEvjFRF4xFNj1+@squeak.grove.modra.org/mbox/"},{"id":179093,"url":"https://patchwork.plctlab.org/api/1.2/patches/179093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0e7e3ae-5deb-450f-8803-0f0e7a1c3a3e@gjlay.de/","msgid":"","list_archive_url":null,"date":"2023-12-15T08:19:08","name":"[avr] Addendum to PR31124","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0e7e3ae-5deb-450f-8803-0f0e7a1c3a3e@gjlay.de/mbox/"},{"id":179147,"url":"https://patchwork.plctlab.org/api/1.2/patches/179147/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:29","name":"[v3,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179143,"url":"https://patchwork.plctlab.org/api/1.2/patches/179143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:30","name":"[v3,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179148,"url":"https://patchwork.plctlab.org/api/1.2/patches/179148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:31","name":"[v3,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179144,"url":"https://patchwork.plctlab.org/api/1.2/patches/179144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:32","name":"[v3,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179145,"url":"https://patchwork.plctlab.org/api/1.2/patches/179145/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231215100633.65397-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-15T10:06:33","name":"[v3,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215100633.65397-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":179149,"url":"https://patchwork.plctlab.org/api/1.2/patches/179149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-2-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:23","name":"[v4,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-2-cailulu@loongson.cn/mbox/"},{"id":179150,"url":"https://patchwork.plctlab.org/api/1.2/patches/179150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-3-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:24","name":"[v4,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-3-cailulu@loongson.cn/mbox/"},{"id":179152,"url":"https://patchwork.plctlab.org/api/1.2/patches/179152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-4-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:25","name":"[v4,3/5] LoongArch: Add tls transition support. Transitions between DESC->IE/LE and IE->LE are supported now.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-4-cailulu@loongson.cn/mbox/"},{"id":179153,"url":"https://patchwork.plctlab.org/api/1.2/patches/179153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-5-cailulu@loongson.cn/","msgid":"<20231215101127.2536311-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:11:26","name":"[v4,4/5] LoongArch: TLS LD/GD/DESC relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101127.2536311-5-cailulu@loongson.cn/mbox/"},{"id":179154,"url":"https://patchwork.plctlab.org/api/1.2/patches/179154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101355.2540322-1-cailulu@loongson.cn/","msgid":"<20231215101355.2540322-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-15T10:13:55","name":"[v4,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215101355.2540322-1-cailulu@loongson.cn/mbox/"},{"id":179226,"url":"https://patchwork.plctlab.org/api/1.2/patches/179226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b6dfdd98-ddb9-4008-9858-bdf90b1b3cd5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:06:09","name":"[01/22] Arm: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b6dfdd98-ddb9-4008-9858-bdf90b1b3cd5@suse.com/mbox/"},{"id":179227,"url":"https://patchwork.plctlab.org/api/1.2/patches/179227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com/","msgid":"<45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com>","list_archive_url":null,"date":"2023-12-15T12:06:52","name":"[02/22] Arm64: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/45bac99c-1481-4c0e-a38a-2ab583cadb55@suse.com/mbox/"},{"id":179228,"url":"https://patchwork.plctlab.org/api/1.2/patches/179228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aada12dc-7679-4dd3-97be-a8f429020c90@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:07:28","name":"[03/22] RISC-V: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aada12dc-7679-4dd3-97be-a8f429020c90@suse.com/mbox/"},{"id":179229,"url":"https://patchwork.plctlab.org/api/1.2/patches/179229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com/","msgid":"<4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com>","list_archive_url":null,"date":"2023-12-15T12:08:20","name":"[04/22] IA64: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4cc518d0-ad57-4b50-a42e-2399c3268642@suse.com/mbox/"},{"id":179231,"url":"https://patchwork.plctlab.org/api/1.2/patches/179231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com/","msgid":"<834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com>","list_archive_url":null,"date":"2023-12-15T12:09:10","name":"[05/22] bfin: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/834c0389-a6ec-4f4c-a56e-9380f372eda6@suse.com/mbox/"},{"id":179232,"url":"https://patchwork.plctlab.org/api/1.2/patches/179232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e08a7903-30f0-4790-bad9-8d41e213a769@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:10:20","name":"[06/22] m32c: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e08a7903-30f0-4790-bad9-8d41e213a769@suse.com/mbox/"},{"id":179233,"url":"https://patchwork.plctlab.org/api/1.2/patches/179233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com/","msgid":"<07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com>","list_archive_url":null,"date":"2023-12-15T12:10:39","name":"[07/22] m68k: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07c1da37-c5a1-4ce6-ab8b-07079af73715@suse.com/mbox/"},{"id":179234,"url":"https://patchwork.plctlab.org/api/1.2/patches/179234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com/","msgid":"<3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com>","list_archive_url":null,"date":"2023-12-15T12:11:36","name":"[08/22] microblaze: drop/restrict override of .text, .data, and .bss","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3b9cf7bc-76dd-4cb1-9872-413ed5a62bab@suse.com/mbox/"},{"id":179235,"url":"https://patchwork.plctlab.org/api/1.2/patches/179235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1b4bcdd-8a39-4862-bada-eda668822ee9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:12:30","name":"[09/22] rl78: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1b4bcdd-8a39-4862-bada-eda668822ee9@suse.com/mbox/"},{"id":179236,"url":"https://patchwork.plctlab.org/api/1.2/patches/179236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c59dcb69-58de-4d17-86ef-6698ce1e0d6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:12:49","name":"[10/22] rx: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c59dcb69-58de-4d17-86ef-6698ce1e0d6f@suse.com/mbox/"},{"id":179237,"url":"https://patchwork.plctlab.org/api/1.2/patches/179237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fc9424c-a428-4f17-a424-f41b5566660b@suse.com/","msgid":"<7fc9424c-a428-4f17-a424-f41b5566660b@suse.com>","list_archive_url":null,"date":"2023-12-15T12:13:26","name":"[11/22] s390: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fc9424c-a428-4f17-a424-f41b5566660b@suse.com/mbox/"},{"id":179238,"url":"https://patchwork.plctlab.org/api/1.2/patches/179238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e2c36446-1570-450f-ba00-518ef0c7a930@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:14:43","name":"[12/22] score: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e2c36446-1570-450f-ba00-518ef0c7a930@suse.com/mbox/"},{"id":179239,"url":"https://patchwork.plctlab.org/api/1.2/patches/179239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/197fe193-abf7-45e1-8db2-2343da226309@suse.com/","msgid":"<197fe193-abf7-45e1-8db2-2343da226309@suse.com>","list_archive_url":null,"date":"2023-12-15T12:15:31","name":"[13/22] visium: drop .bss and .skip overrides","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/197fe193-abf7-45e1-8db2-2343da226309@suse.com/mbox/"},{"id":179240,"url":"https://patchwork.plctlab.org/api/1.2/patches/179240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/abed10ab-8bbb-4542-8909-ab6d2183a422@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:16:05","name":"[14/22] z80: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/abed10ab-8bbb-4542-8909-ab6d2183a422@suse.com/mbox/"},{"id":179241,"url":"https://patchwork.plctlab.org/api/1.2/patches/179241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed6e76e3-5c19-478f-9a9f-1c52542aa79a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:16:37","name":"[15/22] ELF: test certain .bss usages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed6e76e3-5c19-478f-9a9f-1c52542aa79a@suse.com/mbox/"},{"id":179242,"url":"https://patchwork.plctlab.org/api/1.2/patches/179242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com/","msgid":"<941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com>","list_archive_url":null,"date":"2023-12-15T12:16:56","name":"[16/22] gas: correct .bss documentation for non-ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/941ec65d-0c3b-43b3-89a5-3de6b70a4ad0@suse.com/mbox/"},{"id":179243,"url":"https://patchwork.plctlab.org/api/1.2/patches/179243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com/","msgid":"<40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com>","list_archive_url":null,"date":"2023-12-15T12:17:51","name":"[17/22] v850: drop .bss override","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40a0d620-4aae-48fd-b5b0-23c5b3068766@suse.com/mbox/"},{"id":179244,"url":"https://patchwork.plctlab.org/api/1.2/patches/179244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com/","msgid":"<2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com>","list_archive_url":null,"date":"2023-12-15T12:18:10","name":"[18/22] d30v: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2445f9d3-7124-466b-96b3-d86625a2b2c6@suse.com/mbox/"},{"id":179245,"url":"https://patchwork.plctlab.org/api/1.2/patches/179245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf2b8ad1-9ad4-4c3c-a189-679e7db2d830@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:19:06","name":"[19/22] hppa/ELF: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cf2b8ad1-9ad4-4c3c-a189-679e7db2d830@suse.com/mbox/"},{"id":179246,"url":"https://patchwork.plctlab.org/api/1.2/patches/179246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7b1b1df-104d-45c9-a374-09934414e733@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:19:54","name":"[20/22] nios2: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7b1b1df-104d-45c9-a374-09934414e733@suse.com/mbox/"},{"id":179247,"url":"https://patchwork.plctlab.org/api/1.2/patches/179247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com/","msgid":"<15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com>","list_archive_url":null,"date":"2023-12-15T12:20:24","name":"[21/22] pru: fix .text/.data interaction with .previous","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15d830e3-c501-4dd3-a72a-205c02f2fffd@suse.com/mbox/"},{"id":179248,"url":"https://patchwork.plctlab.org/api/1.2/patches/179248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d3553549-fdcb-4621-9292-0cf9dabe75ef@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T12:20:51","name":"[22/22] ELF: test certain .text/.data usages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d3553549-fdcb-4621-9292-0cf9dabe75ef@suse.com/mbox/"},{"id":179290,"url":"https://patchwork.plctlab.org/api/1.2/patches/179290/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cafa7fba-3756-4474-9e38-e6a9d3a6edf9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T13:32:04","name":"[1/2] x86: properly respect rex/{rex}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cafa7fba-3756-4474-9e38-e6a9d3a6edf9@suse.com/mbox/"},{"id":179291,"url":"https://patchwork.plctlab.org/api/1.2/patches/179291/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com/","msgid":"<870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com>","list_archive_url":null,"date":"2023-12-15T13:32:26","name":"[2/2] x86-64: refuse \"high\" 8-bit regs with .insn and VEX/XOP/EVEX encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/870d2722-85a5-4ab8-9680-4b1c4e8f98af@suse.com/mbox/"},{"id":179327,"url":"https://patchwork.plctlab.org/api/1.2/patches/179327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-2-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:10","name":"[v2,1/7] s390: Fix build when using EXEEXT_FOR_BUILD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-2-jremus@linux.ibm.com/mbox/"},{"id":179333,"url":"https://patchwork.plctlab.org/api/1.2/patches/179333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-3-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:11","name":"[v2,2/7] s390: Align letter case of instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-3-jremus@linux.ibm.com/mbox/"},{"id":179329,"url":"https://patchwork.plctlab.org/api/1.2/patches/179329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-4-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:12","name":"[v2,3/7] s390: Provide IBM z16 (arch14) instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-4-jremus@linux.ibm.com/mbox/"},{"id":179331,"url":"https://patchwork.plctlab.org/api/1.2/patches/179331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-5-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:13","name":"[v2,4/7] s390: Enhance error handling in s390-mkopc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-5-jremus@linux.ibm.com/mbox/"},{"id":179330,"url":"https://patchwork.plctlab.org/api/1.2/patches/179330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-6-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:14","name":"[v2,5/7] s390: Use safe string functions and length macros in s390-mkopc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-6-jremus@linux.ibm.com/mbox/"},{"id":179332,"url":"https://patchwork.plctlab.org/api/1.2/patches/179332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-7-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:15","name":"[v2,6/7] s390: Optionally print instruction description in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-7-jremus@linux.ibm.com/mbox/"},{"id":179334,"url":"https://patchwork.plctlab.org/api/1.2/patches/179334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-8-jremus@linux.ibm.com/","msgid":"<20231215143616.820185-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2023-12-15T14:36:16","name":"[v2,7/7] s390: Add suffix to conditional branch instruction descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231215143616.820185-8-jremus@linux.ibm.com/mbox/"},{"id":179355,"url":"https://patchwork.plctlab.org/api/1.2/patches/179355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eedba7bc-4578-4f38-b436-4b83cfc98543@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-15T15:08:28","name":"[Binutils] arm: reformat -march option section in gas documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eedba7bc-4578-4f38-b436-4b83cfc98543@arm.com/mbox/"},{"id":179795,"url":"https://patchwork.plctlab.org/api/1.2/patches/179795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-2-sam@gentoo.org/","msgid":"<20231216040239.1981071-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:24","name":"[2.41,01/10] gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-2-sam@gentoo.org/mbox/"},{"id":179797,"url":"https://patchwork.plctlab.org/api/1.2/patches/179797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-4-sam@gentoo.org/","msgid":"<20231216040239.1981071-4-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:26","name":"[2.41,03/10] ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-4-sam@gentoo.org/mbox/"},{"id":179799,"url":"https://patchwork.plctlab.org/api/1.2/patches/179799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-6-sam@gentoo.org/","msgid":"<20231216040239.1981071-6-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:28","name":"[2.41,05/10] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-6-sam@gentoo.org/mbox/"},{"id":179802,"url":"https://patchwork.plctlab.org/api/1.2/patches/179802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-7-sam@gentoo.org/","msgid":"<20231216040239.1981071-7-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:29","name":"[2.41,06/10] ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-7-sam@gentoo.org/mbox/"},{"id":179798,"url":"https://patchwork.plctlab.org/api/1.2/patches/179798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-8-sam@gentoo.org/","msgid":"<20231216040239.1981071-8-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:30","name":"[2.41,07/10] ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-8-sam@gentoo.org/mbox/"},{"id":179796,"url":"https://patchwork.plctlab.org/api/1.2/patches/179796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-9-sam@gentoo.org/","msgid":"<20231216040239.1981071-9-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:31","name":"[2.41,08/10] ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-9-sam@gentoo.org/mbox/"},{"id":179800,"url":"https://patchwork.plctlab.org/api/1.2/patches/179800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-10-sam@gentoo.org/","msgid":"<20231216040239.1981071-10-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:32","name":"[2.41,09/10] Fix ld/x86: reduce testsuite dependency on system object files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-10-sam@gentoo.org/mbox/"},{"id":179801,"url":"https://patchwork.plctlab.org/api/1.2/patches/179801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-11-sam@gentoo.org/","msgid":"<20231216040239.1981071-11-sam@gentoo.org>","list_archive_url":null,"date":"2023-12-16T04:01:33","name":"[2.41,10/10] Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231216040239.1981071-11-sam@gentoo.org/mbox/"},{"id":180056,"url":"https://patchwork.plctlab.org/api/1.2/patches/180056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de/","msgid":"<882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de>","list_archive_url":null,"date":"2023-12-17T18:20:54","name":"[avr] PR31177: Let region text start at __TEXT_REGION_ORIGIN___","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/882aee5c-bbdd-4ed3-89f6-d46ff890b56f@gjlay.de/mbox/"},{"id":180070,"url":"https://patchwork.plctlab.org/api/1.2/patches/180070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231217211607.270091-1-torbjorn.svensson@foss.st.com/","msgid":"<20231217211607.270091-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-12-17T21:16:08","name":"ld: Print 0 size in B and not in GB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231217211607.270091-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":180130,"url":"https://patchwork.plctlab.org/api/1.2/patches/180130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218032656.1591992-1-haochen.jiang@intel.com/","msgid":"<20231218032656.1591992-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-18T03:26:56","name":"[v2] x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218032656.1591992-1-haochen.jiang@intel.com/mbox/"},{"id":180223,"url":"https://patchwork.plctlab.org/api/1.2/patches/180223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218092921.239-1-jinma@linux.alibaba.com/","msgid":"<20231218092921.239-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-12-18T09:29:21","name":"RISC-V: T-HEAD: Fix wrong instruction encoding for th.vsetvl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218092921.239-1-jinma@linux.alibaba.com/mbox/"},{"id":180352,"url":"https://patchwork.plctlab.org/api/1.2/patches/180352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYA3zY4ZcFOk9MWT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-18T12:15:09","name":"PR31162, Memory Leak in ldwrite.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYA3zY4ZcFOk9MWT@squeak.grove.modra.org/mbox/"},{"id":180642,"url":"https://patchwork.plctlab.org/api/1.2/patches/180642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218201401.966374-1-steve@sk2.org/","msgid":"<20231218201401.966374-1-steve@sk2.org>","list_archive_url":null,"date":"2023-12-18T20:14:01","name":"tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231218201401.966374-1-steve@sk2.org/mbox/"},{"id":180713,"url":"https://patchwork.plctlab.org/api/1.2/patches/180713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219023003.13985-1-vapier@gentoo.org/","msgid":"<20231219023003.13985-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-19T02:30:03","name":"cpu: or1k: drop unused l.swa flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219023003.13985-1-vapier@gentoo.org/mbox/"},{"id":180722,"url":"https://patchwork.plctlab.org/api/1.2/patches/180722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219024423.25287-1-vapier@gentoo.org/","msgid":"<20231219024423.25287-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-19T02:44:23","name":"cpu: cris: drop some unused vars","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219024423.25287-1-vapier@gentoo.org/mbox/"},{"id":180760,"url":"https://patchwork.plctlab.org/api/1.2/patches/180760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219053446.3753206-1-haochen.jiang@intel.com/","msgid":"<20231219053446.3753206-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-12-19T05:34:46","name":"[v3] x86: Remove the restriction for size of the mask register in AVX10","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219053446.3753206-1-haochen.jiang@intel.com/mbox/"},{"id":180779,"url":"https://patchwork.plctlab.org/api/1.2/patches/180779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:07","name":"[v4,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180777,"url":"https://patchwork.plctlab.org/api/1.2/patches/180777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:08","name":"[v4,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180776,"url":"https://patchwork.plctlab.org/api/1.2/patches/180776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:09","name":"[v4,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180778,"url":"https://patchwork.plctlab.org/api/1.2/patches/180778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:10","name":"[v4,4/5] oongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180780,"url":"https://patchwork.plctlab.org/api/1.2/patches/180780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231219064011.90412-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-19T06:40:11","name":"[v4,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219064011.90412-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":180848,"url":"https://patchwork.plctlab.org/api/1.2/patches/180848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-2-amodra@gmail.com/","msgid":"<20231219093546.2112095-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-12-19T09:35:45","name":"Move mips_hi16_list to mips_elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-2-amodra@gmail.com/mbox/"},{"id":180849,"url":"https://patchwork.plctlab.org/api/1.2/patches/180849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-3-amodra@gmail.com/","msgid":"<20231219093546.2112095-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-12-19T09:35:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219093546.2112095-3-amodra@gmail.com/mbox/"},{"id":180893,"url":"https://patchwork.plctlab.org/api/1.2/patches/180893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-2-lili.cui@intel.com/","msgid":"<20231219121218.974012-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:10","name":"[v4,1/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-2-lili.cui@intel.com/mbox/"},{"id":180891,"url":"https://patchwork.plctlab.org/api/1.2/patches/180891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-3-lili.cui@intel.com/","msgid":"<20231219121218.974012-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:11","name":"[v4,2/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-3-lili.cui@intel.com/mbox/"},{"id":180890,"url":"https://patchwork.plctlab.org/api/1.2/patches/180890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-4-lili.cui@intel.com/","msgid":"<20231219121218.974012-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:12","name":"[v4,3/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-4-lili.cui@intel.com/mbox/"},{"id":180892,"url":"https://patchwork.plctlab.org/api/1.2/patches/180892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-5-lili.cui@intel.com/","msgid":"<20231219121218.974012-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:13","name":"[v4,4/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-5-lili.cui@intel.com/mbox/"},{"id":180894,"url":"https://patchwork.plctlab.org/api/1.2/patches/180894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-6-lili.cui@intel.com/","msgid":"<20231219121218.974012-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:14","name":"[v4,5/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-6-lili.cui@intel.com/mbox/"},{"id":180897,"url":"https://patchwork.plctlab.org/api/1.2/patches/180897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-7-lili.cui@intel.com/","msgid":"<20231219121218.974012-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:15","name":"[v4,6/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-7-lili.cui@intel.com/mbox/"},{"id":180896,"url":"https://patchwork.plctlab.org/api/1.2/patches/180896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-8-lili.cui@intel.com/","msgid":"<20231219121218.974012-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:16","name":"[v4,7/9] Support APX PUSHP/POPP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-8-lili.cui@intel.com/mbox/"},{"id":180898,"url":"https://patchwork.plctlab.org/api/1.2/patches/180898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-9-lili.cui@intel.com/","msgid":"<20231219121218.974012-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:17","name":"[v4,`8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-9-lili.cui@intel.com/mbox/"},{"id":180899,"url":"https://patchwork.plctlab.org/api/1.2/patches/180899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-10-lili.cui@intel.com/","msgid":"<20231219121218.974012-10-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-19T12:12:18","name":"[v4,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219121218.974012-10-lili.cui@intel.com/mbox/"},{"id":181180,"url":"https://patchwork.plctlab.org/api/1.2/patches/181180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219175959.3837374-1-vladimir.mezentsev@oracle.com/","msgid":"<20231219175959.3837374-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-19T17:59:59","name":"gprofng: 31169 Source code locations can not be found in a C++ application","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219175959.3837374-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":181274,"url":"https://patchwork.plctlab.org/api/1.2/patches/181274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219215307.2578951-1-steve@sk2.org/","msgid":"<20231219215307.2578951-1-steve@sk2.org>","list_archive_url":null,"date":"2023-12-19T21:53:07","name":"[v2] tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231219215307.2578951-1-steve@sk2.org/mbox/"},{"id":181484,"url":"https://patchwork.plctlab.org/api/1.2/patches/181484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220065003.2795-1-nelson@rivosinc.com/","msgid":"<20231220065003.2795-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-12-20T06:50:03","name":"RISC-V: PR31179, The SET/ADD/SUB fix breaks ABI compatibility with 2.41 objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220065003.2795-1-nelson@rivosinc.com/mbox/"},{"id":181553,"url":"https://patchwork.plctlab.org/api/1.2/patches/181553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a03111-8627-41c4-9896-8a26888b7e92@arm.com/","msgid":"","list_archive_url":null,"date":"2023-12-20T09:34:50","name":"[Binutils] arm: Add supprot for Armv8.9-A and Armv9.4-A","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a03111-8627-41c4-9896-8a26888b7e92@arm.com/mbox/"},{"id":181637,"url":"https://patchwork.plctlab.org/api/1.2/patches/181637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220132305.459519-1-cupertino.miranda@oracle.com/","msgid":"<20231220132305.459519-1-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-12-20T13:23:05","name":"bpf: Added linker support for R_BPF_64_NODYLD32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231220132305.459519-1-cupertino.miranda@oracle.com/mbox/"},{"id":182507,"url":"https://patchwork.plctlab.org/api/1.2/patches/182507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222022826.1318958-2-mengqinggang@loongson.cn/","msgid":"<20231222022826.1318958-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-22T02:28:26","name":"[v2,1/1] LoongArch: Add support for the third expression of .align for R_LARCH_ALIGN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222022826.1318958-2-mengqinggang@loongson.cn/mbox/"},{"id":182545,"url":"https://patchwork.plctlab.org/api/1.2/patches/182545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222053603.472325-1-vladimir.mezentsev@oracle.com/","msgid":"<20231222053603.472325-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-12-22T05:36:03","name":"gprofng: fix build problems on linux-musl","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222053603.472325-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":182564,"url":"https://patchwork.plctlab.org/api/1.2/patches/182564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB479500B6E1D54C8C60A7B454E394A@DM6PR12MB4795.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-12-22T07:12:39","name":"Add AMD znver5 processor support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB479500B6E1D54C8C60A7B454E394A@DM6PR12MB4795.namprd12.prod.outlook.com/mbox/"},{"id":182594,"url":"https://patchwork.plctlab.org/api/1.2/patches/182594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222083112.1060582-1-mengqinggang@loongson.cn/","msgid":"<20231222083112.1060582-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-12-22T08:31:12","name":"LoongArch: Fix linker generate PLT entry for data symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222083112.1060582-1-mengqinggang@loongson.cn/mbox/"},{"id":182640,"url":"https://patchwork.plctlab.org/api/1.2/patches/182640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ceaed6a3-dbcf-4554-9b2a-9b8a20388079@suse.com/","msgid":"","list_archive_url":null,"date":"2023-12-22T11:26:39","name":"x86: corrections to CPU attribute/flags splitting","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ceaed6a3-dbcf-4554-9b2a-9b8a20388079@suse.com/mbox/"},{"id":182644,"url":"https://patchwork.plctlab.org/api/1.2/patches/182644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-2-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:39","name":"[v5,1/5] LoongArch: Add new relocs and macro for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-2-cailulu@loongson.cn/mbox/"},{"id":182645,"url":"https://patchwork.plctlab.org/api/1.2/patches/182645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-3-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:40","name":"[v5,2/5] LoongArch: Add support for TLSDESC in ld.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-3-cailulu@loongson.cn/mbox/"},{"id":182647,"url":"https://patchwork.plctlab.org/api/1.2/patches/182647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-4-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-4-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:41","name":"[v5,3/5] LoongArch: Add tls transition support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-4-cailulu@loongson.cn/mbox/"},{"id":182646,"url":"https://patchwork.plctlab.org/api/1.2/patches/182646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-5-cailulu@loongson.cn/","msgid":"<20231222114243.1836112-5-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:42:42","name":"[v5,4/5] LoongArch: Add support for TLS LD/GD/DESC relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114243.1836112-5-cailulu@loongson.cn/mbox/"},{"id":182648,"url":"https://patchwork.plctlab.org/api/1.2/patches/182648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114416.1845766-1-cailulu@loongson.cn/","msgid":"<20231222114416.1845766-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-22T11:44:16","name":"[v5,5/5] LoongArch: Add testsuit for DESC and tls transition and tls relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231222114416.1845766-1-cailulu@loongson.cn/mbox/"},{"id":183122,"url":"https://patchwork.plctlab.org/api/1.2/patches/183122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225051149.18009-1-vapier@gentoo.org/","msgid":"<20231225051149.18009-1-vapier@gentoo.org>","list_archive_url":null,"date":"2023-12-25T05:11:49","name":"[PATCH/committed] binutils: SECURITY: use https URI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225051149.18009-1-vapier@gentoo.org/mbox/"},{"id":183162,"url":"https://patchwork.plctlab.org/api/1.2/patches/183162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225084921.2059-1-jinma@linux.alibaba.com/","msgid":"<20231225084921.2059-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2023-12-25T08:49:21","name":"RISC-V: THEAD: Add 5 assembly pseudoinstructions for XTheadVector extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231225084921.2059-1-jinma@linux.alibaba.com/mbox/"},{"id":183423,"url":"https://patchwork.plctlab.org/api/1.2/patches/183423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYu+ypVrV871UuUc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-12-27T06:06:02","name":"asan: buffer overflow in loongarch_elf_rtype_to_howto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZYu+ypVrV871UuUc@squeak.grove.modra.org/mbox/"},{"id":183450,"url":"https://patchwork.plctlab.org/api/1.2/patches/183450/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227093847.2133271-1-cailulu@loongson.cn/","msgid":"<20231227093847.2133271-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-27T09:38:47","name":"Fix loongarch*-elf target gld testsuite failure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227093847.2133271-1-cailulu@loongson.cn/mbox/"},{"id":183482,"url":"https://patchwork.plctlab.org/api/1.2/patches/183482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227141921.4159400-1-christina.schimpe@intel.com/","msgid":"<20231227141921.4159400-1-christina.schimpe@intel.com>","list_archive_url":null,"date":"2023-12-27T14:19:21","name":"[1/1] x86: Add NT_X86_SHSTK note","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231227141921.4159400-1-christina.schimpe@intel.com/mbox/"},{"id":183590,"url":"https://patchwork.plctlab.org/api/1.2/patches/183590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-2-lili.cui@intel.com/","msgid":"<20231228012714.2989658-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:06","name":"[V5,1/9] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-2-lili.cui@intel.com/mbox/"},{"id":183592,"url":"https://patchwork.plctlab.org/api/1.2/patches/183592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-3-lili.cui@intel.com/","msgid":"<20231228012714.2989658-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:07","name":"[V5,2/9] Created an empty EVEX_MAP4_ sub-table for EVEX instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-3-lili.cui@intel.com/mbox/"},{"id":183591,"url":"https://patchwork.plctlab.org/api/1.2/patches/183591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-4-lili.cui@intel.com/","msgid":"<20231228012714.2989658-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:08","name":"[V5,3/9] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-4-lili.cui@intel.com/mbox/"},{"id":183593,"url":"https://patchwork.plctlab.org/api/1.2/patches/183593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-5-lili.cui@intel.com/","msgid":"<20231228012714.2989658-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:09","name":"[V5,4/9] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-5-lili.cui@intel.com/mbox/"},{"id":183597,"url":"https://patchwork.plctlab.org/api/1.2/patches/183597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-6-lili.cui@intel.com/","msgid":"<20231228012714.2989658-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:10","name":"[V5,5/9] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-6-lili.cui@intel.com/mbox/"},{"id":183594,"url":"https://patchwork.plctlab.org/api/1.2/patches/183594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-7-lili.cui@intel.com/","msgid":"<20231228012714.2989658-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:11","name":"[V5,6/9] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-7-lili.cui@intel.com/mbox/"},{"id":183595,"url":"https://patchwork.plctlab.org/api/1.2/patches/183595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-8-lili.cui@intel.com/","msgid":"<20231228012714.2989658-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:12","name":"[V5,7/9] Support APX pushp/popp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-8-lili.cui@intel.com/mbox/"},{"id":183598,"url":"https://patchwork.plctlab.org/api/1.2/patches/183598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-9-lili.cui@intel.com/","msgid":"<20231228012714.2989658-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:13","name":"[V5,8/9] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-9-lili.cui@intel.com/mbox/"},{"id":183596,"url":"https://patchwork.plctlab.org/api/1.2/patches/183596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-10-lili.cui@intel.com/","msgid":"<20231228012714.2989658-10-lili.cui@intel.com>","list_archive_url":null,"date":"2023-12-28T01:27:14","name":"[V5,9/9] Support APX JMPABS for disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228012714.2989658-10-lili.cui@intel.com/mbox/"},{"id":183629,"url":"https://patchwork.plctlab.org/api/1.2/patches/183629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-2-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-2-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:53","name":"[v5,1/5] LoongArch: bfd: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-2-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183627,"url":"https://patchwork.plctlab.org/api/1.2/patches/183627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-3-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-3-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:54","name":"[v5,2/5] LoongArch: include: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-3-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183628,"url":"https://patchwork.plctlab.org/api/1.2/patches/183628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-4-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-4-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:55","name":"[v5,3/5] LoongArch: opcodes: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-4-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183630,"url":"https://patchwork.plctlab.org/api/1.2/patches/183630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-5-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-5-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:56","name":"[v5,4/5] LoongArch: gas: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-5-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183631,"url":"https://patchwork.plctlab.org/api/1.2/patches/183631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-6-changjiachen@stu.xupt.edu.cn/","msgid":"<20231228033957.108449-6-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2023-12-28T03:39:57","name":"[v5,5/5] LoongArch: ld: Add support for tls le relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228033957.108449-6-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":183641,"url":"https://patchwork.plctlab.org/api/1.2/patches/183641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228061804.2783702-1-cailulu@loongson.cn/","msgid":"<20231228061804.2783702-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-28T06:18:04","name":"Fix loongarch*-elf target ld testsuite failure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228061804.2783702-1-cailulu@loongson.cn/mbox/"},{"id":183643,"url":"https://patchwork.plctlab.org/api/1.2/patches/183643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228062455.2965889-1-cailulu@loongson.cn/","msgid":"<20231228062455.2965889-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-12-28T06:24:55","name":"LoongArch: Fix some macro that cannot be expanded properly.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228062455.2965889-1-cailulu@loongson.cn/mbox/"},{"id":183746,"url":"https://patchwork.plctlab.org/api/1.2/patches/183746/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-1-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-1-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:00","name":"LoongArch: Do not add DF_STATIC_TLS for TLS LE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-1-ishitatsuyuki@gmail.com/mbox/"},{"id":183750,"url":"https://patchwork.plctlab.org/api/1.2/patches/183750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-2-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:01","name":"[1/4] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-2-hjl.tools@gmail.com/mbox/"},{"id":183748,"url":"https://patchwork.plctlab.org/api/1.2/patches/183748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-2-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:01","name":"LoongArch: Use tab to indent assembly in TLSDESC test suite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-2-ishitatsuyuki@gmail.com/mbox/"},{"id":183747,"url":"https://patchwork.plctlab.org/api/1.2/patches/183747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-3-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:02","name":"[2/4] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-3-hjl.tools@gmail.com/mbox/"},{"id":183751,"url":"https://patchwork.plctlab.org/api/1.2/patches/183751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-3-ishitatsuyuki@gmail.com/","msgid":"<20231228145802.74719-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:02","name":"LoongArch: Update comment about bottom bit usage in TLS GOT construction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145802.74719-3-ishitatsuyuki@gmail.com/mbox/"},{"id":183749,"url":"https://patchwork.plctlab.org/api/1.2/patches/183749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-4-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:03","name":"[3/4] x86-64: Add R_X86_64_CODE_4_GOTTPOFF/R_X86_64_CODE_4_GOTPC32_TLSDESC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-4-hjl.tools@gmail.com/mbox/"},{"id":183753,"url":"https://patchwork.plctlab.org/api/1.2/patches/183753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-5-hjl.tools@gmail.com/","msgid":"<20231228145804.658337-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T14:58:04","name":"[4/4] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228145804.658337-5-hjl.tools@gmail.com/mbox/"},{"id":183777,"url":"https://patchwork.plctlab.org/api/1.2/patches/183777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228162039.781726-1-hjl.tools@gmail.com/","msgid":"<20231228162039.781726-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-28T16:20:39","name":"gas: Mention initial support for Intel APX in NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231228162039.781726-1-hjl.tools@gmail.com/mbox/"},{"id":183796,"url":"https://patchwork.plctlab.org/api/1.2/patches/183796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfda42d963b25d850378908cba48533561fc5577.1703790579.git.nvinson234@gmail.com/","msgid":"","list_archive_url":null,"date":"2023-12-28T19:10:09","name":"[binutils] libctf: Remove undefined functions from ver. map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfda42d963b25d850378908cba48533561fc5577.1703790579.git.nvinson234@gmail.com/mbox/"},{"id":183935,"url":"https://patchwork.plctlab.org/api/1.2/patches/183935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229204311.186432-1-hjl.tools@gmail.com/","msgid":"<20231229204311.186432-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T20:43:11","name":"Fix x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229204311.186432-1-hjl.tools@gmail.com/mbox/"},{"id":183957,"url":"https://patchwork.plctlab.org/api/1.2/patches/183957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-1-hjl.tools@gmail.com/","msgid":"<20231229235033.338761-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T23:50:32","name":"[1/2] x86: Don'\''t use .insn with '\''/'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-1-hjl.tools@gmail.com/mbox/"},{"id":183958,"url":"https://patchwork.plctlab.org/api/1.2/patches/183958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-2-hjl.tools@gmail.com/","msgid":"<20231229235033.338761-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-29T23:50:33","name":"[2/2] x86: Append \"#pass\" to APX tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231229235033.338761-2-hjl.tools@gmail.com/mbox/"},{"id":183975,"url":"https://patchwork.plctlab.org/api/1.2/patches/183975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e623545c-654d-48b4-1b53-54212664b2f@polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2023-12-30T00:32:42","name":"[committed] MAINTAINERS: Update my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e623545c-654d-48b4-1b53-54212664b2f@polyomino.org.uk/mbox/"},{"id":184014,"url":"https://patchwork.plctlab.org/api/1.2/patches/184014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231230145506.416432-1-hjl.tools@gmail.com/","msgid":"<20231230145506.416432-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-12-30T14:55:06","name":"ld: Run ld-scripts/fill2 only for BFD64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20231230145506.416432-1-hjl.tools@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-12/mbox/"},{"id":57,"url":"https://patchwork.plctlab.org/api/1.2/bundles/57/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2024-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":184157,"url":"https://patchwork.plctlab.org/api/1.2/patches/184157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240101115309.614317-1-bugaevc@gmail.com/","msgid":"<20240101115309.614317-1-bugaevc@gmail.com>","list_archive_url":null,"date":"2024-01-01T11:53:09","name":"[binutils] Add support for the aarch64-gnu target (GNU/Hurd on AArch64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240101115309.614317-1-bugaevc@gmail.com/mbox/"},{"id":184551,"url":"https://patchwork.plctlab.org/api/1.2/patches/184551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-6-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-6-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:19","name":"[05/12] aarch64: Add support for the SYSP 128-bit system instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-6-victor.donascimento@arm.com/mbox/"},{"id":184550,"url":"https://patchwork.plctlab.org/api/1.2/patches/184550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-7-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-7-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:20","name":"[06/12] aarch64: Apply narrowing of allowed immediate values for SYSP","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-7-victor.donascimento@arm.com/mbox/"},{"id":184553,"url":"https://patchwork.plctlab.org/api/1.2/patches/184553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-9-victor.donascimento@arm.com/","msgid":"<20240103011739.2444792-9-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-03T01:17:22","name":"[08/12] aarch64: Implement TLBIP 128-bit instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103011739.2444792-9-victor.donascimento@arm.com/mbox/"},{"id":184643,"url":"https://patchwork.plctlab.org/api/1.2/patches/184643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-3-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:14","name":"[V4,02/14] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-3-indu.bhagat@oracle.com/mbox/"},{"id":184640,"url":"https://patchwork.plctlab.org/api/1.2/patches/184640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-4-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:15","name":"[V4,03/14] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-4-indu.bhagat@oracle.com/mbox/"},{"id":184642,"url":"https://patchwork.plctlab.org/api/1.2/patches/184642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-5-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:16","name":"[V4,04/14] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-5-indu.bhagat@oracle.com/mbox/"},{"id":184655,"url":"https://patchwork.plctlab.org/api/1.2/patches/184655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-7-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:18","name":"[V4,06/14] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-7-indu.bhagat@oracle.com/mbox/"},{"id":184641,"url":"https://patchwork.plctlab.org/api/1.2/patches/184641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-8-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:19","name":"[V4,07/14] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-8-indu.bhagat@oracle.com/mbox/"},{"id":184647,"url":"https://patchwork.plctlab.org/api/1.2/patches/184647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-9-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:20","name":"[V4,08/14] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-9-indu.bhagat@oracle.com/mbox/"},{"id":184654,"url":"https://patchwork.plctlab.org/api/1.2/patches/184654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-11-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:22","name":"[V4,10/14] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-11-indu.bhagat@oracle.com/mbox/"},{"id":184646,"url":"https://patchwork.plctlab.org/api/1.2/patches/184646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-12-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:23","name":"[V4,11/14] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-12-indu.bhagat@oracle.com/mbox/"},{"id":184645,"url":"https://patchwork.plctlab.org/api/1.2/patches/184645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-14-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:25","name":"[V4,13/14] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-14-indu.bhagat@oracle.com/mbox/"},{"id":184653,"url":"https://patchwork.plctlab.org/api/1.2/patches/184653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-15-indu.bhagat@oracle.com/","msgid":"<20240103071526.3846985-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:15:26","name":"[V4,14/14] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103071526.3846985-15-indu.bhagat@oracle.com/mbox/"},{"id":184657,"url":"https://patchwork.plctlab.org/api/1.2/patches/184657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103074341.3858511-1-indu.bhagat@oracle.com/","msgid":"<20240103074341.3858511-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-03T07:43:41","name":"[V4,09/14] opcodes: i386: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103074341.3858511-1-indu.bhagat@oracle.com/mbox/"},{"id":184875,"url":"https://patchwork.plctlab.org/api/1.2/patches/184875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103233114.2934547-1-sam@rfc1149.net/","msgid":"<20240103233114.2934547-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-03T23:31:14","name":"gas/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240103233114.2934547-1-sam@rfc1149.net/mbox/"},{"id":184880,"url":"https://patchwork.plctlab.org/api/1.2/patches/184880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104003131.820681-2-mark@klomp.org/","msgid":"<20240104003131.820681-2-mark@klomp.org>","list_archive_url":null,"date":"2024-01-04T00:31:31","name":"bfd: riscv_maybe_function_sym check _bfd_elf_is_local_label_name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104003131.820681-2-mark@klomp.org/mbox/"},{"id":184894,"url":"https://patchwork.plctlab.org/api/1.2/patches/184894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104021740.1203-1-jinma@linux.alibaba.com/","msgid":"<20240104021740.1203-1-jinma@linux.alibaba.com>","list_archive_url":null,"date":"2024-01-04T02:17:40","name":"[v2] RISC-V: T-HEAD: Fix wrong instruction encoding for th.vsetvli","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104021740.1203-1-jinma@linux.alibaba.com/mbox/"},{"id":184982,"url":"https://patchwork.plctlab.org/api/1.2/patches/184982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104120957.3249028-1-sam@rfc1149.net/","msgid":"<20240104120957.3249028-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-04T12:09:57","name":"gdb/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104120957.3249028-1-sam@rfc1149.net/mbox/"},{"id":185075,"url":"https://patchwork.plctlab.org/api/1.2/patches/185075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104164416.3594831-1-sam@rfc1149.net/","msgid":"<20240104164416.3594831-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-01-04T16:44:16","name":"[v2] gas/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240104164416.3594831-1-sam@rfc1149.net/mbox/"},{"id":185192,"url":"https://patchwork.plctlab.org/api/1.2/patches/185192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105020044.2973378-1-cailulu@loongson.cn/","msgid":"<20240105020044.2973378-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-05T02:00:44","name":"LoongArch: Discard extra spaces in objdump output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105020044.2973378-1-cailulu@loongson.cn/mbox/"},{"id":185263,"url":"https://patchwork.plctlab.org/api/1.2/patches/185263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9909058-f0d7-497a-834b-be7dc8045a92@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:25:17","name":"Arm/doc: separate @code from @item for older makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9909058-f0d7-497a-834b-be7dc8045a92@suse.com/mbox/"},{"id":185283,"url":"https://patchwork.plctlab.org/api/1.2/patches/185283/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b45b3cbe-a031-4704-aed0-b9de48a7ae28@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:31:23","name":"PPC64/ELF: adjust comment wrt ABI versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b45b3cbe-a031-4704-aed0-b9de48a7ae28@suse.com/mbox/"},{"id":185284,"url":"https://patchwork.plctlab.org/api/1.2/patches/185284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6c4d0e6-e510-4e8a-b373-ab5d08dd6fa2@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T08:31:57","name":"x86: actually implement .noopt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6c4d0e6-e510-4e8a-b373-ab5d08dd6fa2@suse.com/mbox/"},{"id":185311,"url":"https://patchwork.plctlab.org/api/1.2/patches/185311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da8cdf08-dd1e-41f0-80ea-30a945876aad@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T09:05:04","name":"x86: FMA insns aren'\''t eligible to VEX2 encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da8cdf08-dd1e-41f0-80ea-30a945876aad@suse.com/mbox/"},{"id":185314,"url":"https://patchwork.plctlab.org/api/1.2/patches/185314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105091744.125622-1-changjiachen@stu.xupt.edu.cn/","msgid":"<20240105091744.125622-1-changjiachen@stu.xupt.edu.cn>","list_archive_url":null,"date":"2024-01-05T09:17:44","name":"[v1] LoongArch: ld: Adjusted some code order in relax.exp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105091744.125622-1-changjiachen@stu.xupt.edu.cn/mbox/"},{"id":185376,"url":"https://patchwork.plctlab.org/api/1.2/patches/185376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3f8baa5-efd8-4f24-8bfc-1193adf312ba@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-05T12:15:22","name":"x86: add missing APX logic to cpu_flags_match()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3f8baa5-efd8-4f24-8bfc-1193adf312ba@suse.com/mbox/"},{"id":185549,"url":"https://patchwork.plctlab.org/api/1.2/patches/185549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-2-hjl.tools@gmail.com/","msgid":"<20240105215015.1123568-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-05T21:50:14","name":"[1/2] elf: Add elf_backend_add_glibc_version_dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-2-hjl.tools@gmail.com/mbox/"},{"id":185548,"url":"https://patchwork.plctlab.org/api/1.2/patches/185548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-3-hjl.tools@gmail.com/","msgid":"<20240105215015.1123568-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-05T21:50:15","name":"[2/2] ld: Add --enable-make-plt configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240105215015.1123568-3-hjl.tools@gmail.com/mbox/"},{"id":185614,"url":"https://patchwork.plctlab.org/api/1.2/patches/185614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106072342.31696-1-hejinyang@loongson.cn/","msgid":"<20240106072342.31696-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2024-01-06T07:23:42","name":"LoongArch: Make align symbol be in same section with alignment directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106072342.31696-1-hejinyang@loongson.cn/mbox/"},{"id":185626,"url":"https://patchwork.plctlab.org/api/1.2/patches/185626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106112043.4095220-1-indu.bhagat@oracle.com/","msgid":"<20240106112043.4095220-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-06T11:20:43","name":"[COMMITTED] gas: sframe: fix some typos in code comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106112043.4095220-1-indu.bhagat@oracle.com/mbox/"},{"id":185640,"url":"https://patchwork.plctlab.org/api/1.2/patches/185640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106150356.153214-1-hjl.tools@gmail.com/","msgid":"<20240106150356.153214-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T15:03:56","name":"ld: Adjust x86 and x86-64 tests for -z mark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106150356.153214-1-hjl.tools@gmail.com/mbox/"},{"id":185690,"url":"https://patchwork.plctlab.org/api/1.2/patches/185690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-2-hjl.tools@gmail.com/","msgid":"<20240106221001.1754844-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T22:10:00","name":"[v2,1/2] elf: Add elf_backend_add_glibc_version_dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-2-hjl.tools@gmail.com/mbox/"},{"id":185689,"url":"https://patchwork.plctlab.org/api/1.2/patches/185689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-3-hjl.tools@gmail.com/","msgid":"<20240106221001.1754844-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-06T22:10:01","name":"[v2,2/2] ld: Add --enable-mark-plt configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240106221001.1754844-3-hjl.tools@gmail.com/mbox/"},{"id":185758,"url":"https://patchwork.plctlab.org/api/1.2/patches/185758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240107200734.209130-1-hjl.tools@gmail.com/","msgid":"<20240107200734.209130-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-07T20:07:34","name":"i386: Correct adcx suffix in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240107200734.209130-1-hjl.tools@gmail.com/mbox/"},{"id":185807,"url":"https://patchwork.plctlab.org/api/1.2/patches/185807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108035030.342439-1-cailulu@loongson.cn/","msgid":"<20240108035030.342439-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-08T03:50:30","name":"LoongArch: Discard extra spaces in objdump output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108035030.342439-1-cailulu@loongson.cn/mbox/"},{"id":185833,"url":"https://patchwork.plctlab.org/api/1.2/patches/185833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108075310.1750454-1-lin1.hu@intel.com/","msgid":"<20240108075310.1750454-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2024-01-08T07:53:10","name":"i386: Use .insn describe jmpabs'\''s testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108075310.1750454-1-lin1.hu@intel.com/mbox/"},{"id":185845,"url":"https://patchwork.plctlab.org/api/1.2/patches/185845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108084709.558270-1-mengqinggang@loongson.cn/","msgid":"<20240108084709.558270-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-08T08:47:09","name":"LoongArch: Fix relaxation overflow caused by section alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108084709.558270-1-mengqinggang@loongson.cn/mbox/"},{"id":185993,"url":"https://patchwork.plctlab.org/api/1.2/patches/185993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-2-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:30","name":"[v3,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-2-mary.bennett@embecosm.com/mbox/"},{"id":186003,"url":"https://patchwork.plctlab.org/api/1.2/patches/186003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-3-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:31","name":"[v3,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-3-mary.bennett@embecosm.com/mbox/"},{"id":185994,"url":"https://patchwork.plctlab.org/api/1.2/patches/185994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-4-mary.bennett@embecosm.com/","msgid":"<20240108132432.901738-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-08T13:24:32","name":"[v3,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240108132432.901738-4-mary.bennett@embecosm.com/mbox/"},{"id":186108,"url":"https://patchwork.plctlab.org/api/1.2/patches/186108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com/","msgid":"<1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com>","list_archive_url":null,"date":"2024-01-08T18:55:49","name":"[committed] MAINTAINERS: Update my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1e385016-e26-41a-12c5-c8cf84ad50e2@redhat.com/mbox/"},{"id":186183,"url":"https://patchwork.plctlab.org/api/1.2/patches/186183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-1-indu.bhagat@oracle.com/","msgid":"<20240109011229.4191052-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-09T01:12:28","name":"opcodes: i386: fix dw2_regnum data type in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-1-indu.bhagat@oracle.com/mbox/"},{"id":186184,"url":"https://patchwork.plctlab.org/api/1.2/patches/186184/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-2-indu.bhagat@oracle.com/","msgid":"<20240109011229.4191052-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-09T01:12:29","name":"opcodes: gas: i386: use Rex2 as attribute not constraint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109011229.4191052-2-indu.bhagat@oracle.com/mbox/"},{"id":186348,"url":"https://patchwork.plctlab.org/api/1.2/patches/186348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87il42it42.fsf@redhat.com/","msgid":"<87il42it42.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-09T12:33:33","name":"Commit: Sync libiberty with gcc master version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87il42it42.fsf@redhat.com/mbox/"},{"id":186414,"url":"https://patchwork.plctlab.org/api/1.2/patches/186414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109143028.771373-1-hjl.tools@gmail.com/","msgid":"<20240109143028.771373-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-09T14:30:28","name":"x86: Don'\''t check R_386_NONE nor R_X86_64_NONE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109143028.771373-1-hjl.tools@gmail.com/mbox/"},{"id":186427,"url":"https://patchwork.plctlab.org/api/1.2/patches/186427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZZ1bUySIbWHce7dl@gmail.com/","msgid":"","list_archive_url":null,"date":"2024-01-09T14:42:27","name":"[v2] x86: Don'\''t check R_386_NONE nor R_X86_64_NONE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZZ1bUySIbWHce7dl@gmail.com/mbox/"},{"id":186506,"url":"https://patchwork.plctlab.org/api/1.2/patches/186506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183046.1044824-1-vladimir.mezentsev@oracle.com/","msgid":"<20240109183046.1044824-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-09T18:30:46","name":"gprofng: 31123 improvements to hardware event implementation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183046.1044824-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":186508,"url":"https://patchwork.plctlab.org/api/1.2/patches/186508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183108.1044974-1-vladimir.mezentsev@oracle.com/","msgid":"<20240109183108.1044974-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-09T18:31:08","name":"gprofng: add an examples directory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240109183108.1044974-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":186853,"url":"https://patchwork.plctlab.org/api/1.2/patches/186853/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmsh5r9u.fsf@redhat.com/","msgid":"<87wmsh5r9u.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-10T12:03:57","name":"Commit: Sync top level configure and makefiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmsh5r9u.fsf@redhat.com/mbox/"},{"id":187103,"url":"https://patchwork.plctlab.org/api/1.2/patches/187103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240110231129.831974-1-indu.bhagat@oracle.com/","msgid":"<20240110231129.831974-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-10T23:11:29","name":"gas: sframe: warn when skipping SFrame FDE generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240110231129.831974-1-indu.bhagat@oracle.com/mbox/"},{"id":187156,"url":"https://patchwork.plctlab.org/api/1.2/patches/187156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111040236.1482061-1-vladimir.mezentsev@oracle.com/","msgid":"<20240111040236.1482061-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-11T04:02:36","name":"gprofng: 30889 can'\''t compile without large file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111040236.1482061-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187215,"url":"https://patchwork.plctlab.org/api/1.2/patches/187215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-2-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:05","name":"[V5,01/16] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-2-indu.bhagat@oracle.com/mbox/"},{"id":187205,"url":"https://patchwork.plctlab.org/api/1.2/patches/187205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-3-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:06","name":"[V5,02/16] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-3-indu.bhagat@oracle.com/mbox/"},{"id":187210,"url":"https://patchwork.plctlab.org/api/1.2/patches/187210/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-4-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:07","name":"[V5,03/16] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-4-indu.bhagat@oracle.com/mbox/"},{"id":187203,"url":"https://patchwork.plctlab.org/api/1.2/patches/187203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-5-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:08","name":"[V5,04/16] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-5-indu.bhagat@oracle.com/mbox/"},{"id":187204,"url":"https://patchwork.plctlab.org/api/1.2/patches/187204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-6-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:09","name":"[V5,05/16] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-6-indu.bhagat@oracle.com/mbox/"},{"id":187218,"url":"https://patchwork.plctlab.org/api/1.2/patches/187218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-7-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:10","name":"[V5,06/16] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-7-indu.bhagat@oracle.com/mbox/"},{"id":187206,"url":"https://patchwork.plctlab.org/api/1.2/patches/187206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-8-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:11","name":"[V5,07/16] gas: add new command line option --scfi=experimental","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-8-indu.bhagat@oracle.com/mbox/"},{"id":187211,"url":"https://patchwork.plctlab.org/api/1.2/patches/187211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-9-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:12","name":"[V5,08/16] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-9-indu.bhagat@oracle.com/mbox/"},{"id":187207,"url":"https://patchwork.plctlab.org/api/1.2/patches/187207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-10-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:13","name":"[V5,09/16] opcodes: i386: fix dw2_regnum data type in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-10-indu.bhagat@oracle.com/mbox/"},{"id":187219,"url":"https://patchwork.plctlab.org/api/1.2/patches/187219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-11-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:14","name":"[V5,10/16] opcodes: gas: i386: define and use Rex2 as attribute not constraint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-11-indu.bhagat@oracle.com/mbox/"},{"id":187216,"url":"https://patchwork.plctlab.org/api/1.2/patches/187216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-12-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:15","name":"[V5,11/16] opcodes: i386: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-12-indu.bhagat@oracle.com/mbox/"},{"id":187213,"url":"https://patchwork.plctlab.org/api/1.2/patches/187213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-13-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:16","name":"[V5,12/16] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-13-indu.bhagat@oracle.com/mbox/"},{"id":187212,"url":"https://patchwork.plctlab.org/api/1.2/patches/187212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-14-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:17","name":"[V5,13/16] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-14-indu.bhagat@oracle.com/mbox/"},{"id":187209,"url":"https://patchwork.plctlab.org/api/1.2/patches/187209/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-15-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:18","name":"[V5,14/16] opcodes: i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-15-indu.bhagat@oracle.com/mbox/"},{"id":187208,"url":"https://patchwork.plctlab.org/api/1.2/patches/187208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-16-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:19","name":"[V5,15/16] gas: testsuite: add an x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-16-indu.bhagat@oracle.com/mbox/"},{"id":187217,"url":"https://patchwork.plctlab.org/api/1.2/patches/187217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-17-indu.bhagat@oracle.com/","msgid":"<20240111074820.2677826-17-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-11T07:48:20","name":"[V5,16/16] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111074820.2677826-17-indu.bhagat@oracle.com/mbox/"},{"id":187264,"url":"https://patchwork.plctlab.org/api/1.2/patches/187264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111092206.4134322-1-lili.cui@intel.com/","msgid":"<20240111092206.4134322-1-lili.cui@intel.com>","list_archive_url":null,"date":"2024-01-11T09:22:06","name":"x86: Fix indentation and use true/false instead of 1/0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111092206.4134322-1-lili.cui@intel.com/mbox/"},{"id":187448,"url":"https://patchwork.plctlab.org/api/1.2/patches/187448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111164820.1647540-1-vladimir.mezentsev@oracle.com/","msgid":"<20240111164820.1647540-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-11T16:48:20","name":"gprofng: fix 3 bugzillas against gp-display-html","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111164820.1647540-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187482,"url":"https://patchwork.plctlab.org/api/1.2/patches/187482/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111202005.11209-1-david.faust@oracle.com/","msgid":"<20240111202005.11209-1-david.faust@oracle.com>","list_archive_url":null,"date":"2024-01-11T20:20:05","name":"bpf: fix relocation addend incorrect symbol value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240111202005.11209-1-david.faust@oracle.com/mbox/"},{"id":187535,"url":"https://patchwork.plctlab.org/api/1.2/patches/187535/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com/","msgid":"<7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:42:08","name":"[03/11] aarch64: Fix option parsing to disallow prefixes of valid options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d75b2f2-1dd4-009d-33db-80fc3a776206@e124511.cambridge.arm.com/mbox/"},{"id":187536,"url":"https://patchwork.plctlab.org/api/1.2/patches/187536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com/","msgid":"<412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:42:36","name":"[04/11] aarch64: Add +jscvt flag for existing fjcvtzs instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/412363bf-2b36-82cf-ee7b-4fbd72d28120@e124511.cambridge.arm.com/mbox/"},{"id":187537,"url":"https://patchwork.plctlab.org/api/1.2/patches/187537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com/","msgid":"<3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:44:10","name":"[07/11] aarch64: Add +rcpc2 flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a05aed3-06a1-1927-c5c2-b7f7684def49@e124511.cambridge.arm.com/mbox/"},{"id":187539,"url":"https://patchwork.plctlab.org/api/1.2/patches/187539/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com/","msgid":"<3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-12T01:44:46","name":"[08/11] aarch64: Add +wfxt flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3361053e-b4ae-4a59-98e3-4883cc74cc74@e124511.cambridge.arm.com/mbox/"},{"id":187538,"url":"https://patchwork.plctlab.org/api/1.2/patches/187538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aeb67e01-d588-51a0-9992-d409187c1ea1@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:45:25","name":"[09/11] aarch64: Add +xs flag for existing instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aeb67e01-d588-51a0-9992-d409187c1ea1@e124511.cambridge.arm.com/mbox/"},{"id":187540,"url":"https://patchwork.plctlab.org/api/1.2/patches/187540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fbe2b3db-35fc-b276-8273-f8022d9561a0@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:45:57","name":"[10/11] aarch64: Make FEAT_ASMv8p2 instruction aliases always available","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fbe2b3db-35fc-b276-8273-f8022d9561a0@e124511.cambridge.arm.com/mbox/"},{"id":187541,"url":"https://patchwork.plctlab.org/api/1.2/patches/187541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfa2cebe-cf88-e3cc-73de-03898af67914@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T01:46:31","name":"[11/11] aarch64: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dfa2cebe-cf88-e3cc-73de-03898af67914@e124511.cambridge.arm.com/mbox/"},{"id":187562,"url":"https://patchwork.plctlab.org/api/1.2/patches/187562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112041054.1836291-1-vladimir.mezentsev@oracle.com/","msgid":"<20240112041054.1836291-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-12T04:10:54","name":"gprofng: 30889 can'\''t compile without large file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112041054.1836291-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":187603,"url":"https://patchwork.plctlab.org/api/1.2/patches/187603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com/","msgid":"<9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com>","list_archive_url":null,"date":"2024-01-12T08:57:06","name":"x86: support APX forms of U{RD,WR}MSR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bf44f10-4ed9-45f2-b490-7af710da720b@suse.com/mbox/"},{"id":187604,"url":"https://patchwork.plctlab.org/api/1.2/patches/187604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c39fa6ba-927c-4828-bb65-69bc8a774535@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T08:58:00","name":"x86: drop redundant EVex128 from PUSH2/POP2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c39fa6ba-927c-4828-bb65-69bc8a774535@suse.com/mbox/"},{"id":187605,"url":"https://patchwork.plctlab.org/api/1.2/patches/187605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com/","msgid":"<87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com>","list_archive_url":null,"date":"2024-01-12T08:58:31","name":"x86-64: Dwarf2 register numbers for %bnd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87afbf7c-beb8-4076-9a01-8c65f92eb997@suse.com/mbox/"},{"id":187629,"url":"https://patchwork.plctlab.org/api/1.2/patches/187629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e70532c4-ff32-44b4-8e17-a32557e1d857@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T09:42:22","name":"x86/APX: be consistent with insn suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e70532c4-ff32-44b4-8e17-a32557e1d857@suse.com/mbox/"},{"id":187714,"url":"https://patchwork.plctlab.org/api/1.2/patches/187714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c04b9d63-5bea-44fa-95b2-ec5a40e997b7@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-12T12:00:00","name":"x86/APX: optimize MOVBE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c04b9d63-5bea-44fa-95b2-ec5a40e997b7@suse.com/mbox/"},{"id":187722,"url":"https://patchwork.plctlab.org/api/1.2/patches/187722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com/","msgid":"<69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com>","list_archive_url":null,"date":"2024-01-12T12:40:42","name":"x86/APX: VROUND{P,S}{S,D} can generally be encoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69368b49-2578-450a-bc03-4e9032fa2dd9@suse.com/mbox/"},{"id":187793,"url":"https://patchwork.plctlab.org/api/1.2/patches/187793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-4-victor.donascimento@arm.com/","msgid":"<20240112165637.2522719-4-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-12T16:56:17","name":"[3/8] aarch64: rcpc3: Define address operand fields and inserter/extractors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-4-victor.donascimento@arm.com/mbox/"},{"id":187794,"url":"https://patchwork.plctlab.org/api/1.2/patches/187794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-9-victor.donascimento@arm.com/","msgid":"<20240112165637.2522719-9-victor.donascimento@arm.com>","list_archive_url":null,"date":"2024-01-12T16:56:22","name":"[8/8] aarch64: rcpc3: Add FP load/store insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240112165637.2522719-9-victor.donascimento@arm.com/mbox/"},{"id":188084,"url":"https://patchwork.plctlab.org/api/1.2/patches/188084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73155200-f7c2-4226-b4be-4a320ea82044@arm.com/","msgid":"<73155200-f7c2-4226-b4be-4a320ea82044@arm.com>","list_archive_url":null,"date":"2024-01-15T09:28:28","name":"[1/6,Binutils] aarch64: Add support for FEAT_B16B16 instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73155200-f7c2-4226-b4be-4a320ea82044@arm.com/mbox/"},{"id":188086,"url":"https://patchwork.plctlab.org/api/1.2/patches/188086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bebdba74-43b9-48dc-bb2a-11a70da93208@arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-15T09:35:55","name":"[3/6,Binutils] aarch64: Add support for FEAT_SVE2p1.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bebdba74-43b9-48dc-bb2a-11a70da93208@arm.com/mbox/"},{"id":188089,"url":"https://patchwork.plctlab.org/api/1.2/patches/188089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com/","msgid":"<4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com>","list_archive_url":null,"date":"2024-01-15T09:38:39","name":"PATCH 5/6][Binutils] aarch64: Add SVE2.1 fmin and fmax instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a6d5744-a9e2-46eb-930c-fe46475a6e12@arm.com/mbox/"},{"id":188090,"url":"https://patchwork.plctlab.org/api/1.2/patches/188090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6caee7e1-c16d-402d-9a14-e55b97244128@arm.com/","msgid":"<6caee7e1-c16d-402d-9a14-e55b97244128@arm.com>","list_archive_url":null,"date":"2024-01-15T09:40:11","name":"[6/6,Binutils] aarch64: Add SVE2.1 Contiguous load/store instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6caee7e1-c16d-402d-9a14-e55b97244128@arm.com/mbox/"},{"id":188111,"url":"https://patchwork.plctlab.org/api/1.2/patches/188111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com/","msgid":"<82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com>","list_archive_url":null,"date":"2024-01-15T11:20:20","name":"[2/2] aarch64: Fix tlbi and tlbip instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82155c9d-c951-731d-394f-82710ca20c3c@e124511.cambridge.arm.com/mbox/"},{"id":188120,"url":"https://patchwork.plctlab.org/api/1.2/patches/188120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-2-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:15","name":"[COMMITTED,01/15] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-2-indu.bhagat@oracle.com/mbox/"},{"id":188119,"url":"https://patchwork.plctlab.org/api/1.2/patches/188119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-3-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:16","name":"[COMMITTED,02/15] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-3-indu.bhagat@oracle.com/mbox/"},{"id":188123,"url":"https://patchwork.plctlab.org/api/1.2/patches/188123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-4-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:17","name":"[COMMITTED,03/15] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-4-indu.bhagat@oracle.com/mbox/"},{"id":188121,"url":"https://patchwork.plctlab.org/api/1.2/patches/188121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-5-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:18","name":"[COMMITTED,04/15] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-5-indu.bhagat@oracle.com/mbox/"},{"id":188124,"url":"https://patchwork.plctlab.org/api/1.2/patches/188124/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-6-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:19","name":"[COMMITTED,05/15] gas: dw2gencfi: expose dot_cfi_sections for scfidw2gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-6-indu.bhagat@oracle.com/mbox/"},{"id":188125,"url":"https://patchwork.plctlab.org/api/1.2/patches/188125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-7-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:20","name":"[COMMITTED,06/15] gas: dw2gencfi: externalize the all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-7-indu.bhagat@oracle.com/mbox/"},{"id":188126,"url":"https://patchwork.plctlab.org/api/1.2/patches/188126/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-8-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:21","name":"[COMMITTED,07/15] gas: add new command line option --scfi=experimental","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-8-indu.bhagat@oracle.com/mbox/"},{"id":188129,"url":"https://patchwork.plctlab.org/api/1.2/patches/188129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-9-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:22","name":"[COMMITTED,08/15] gas: scfidw2gen: new functionality to prepare for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-9-indu.bhagat@oracle.com/mbox/"},{"id":188122,"url":"https://patchwork.plctlab.org/api/1.2/patches/188122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-11-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:24","name":"[COMMITTED,10/15] opcodes: x86: new marker for insns that implicitly update stack pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-11-indu.bhagat@oracle.com/mbox/"},{"id":188131,"url":"https://patchwork.plctlab.org/api/1.2/patches/188131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-12-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:25","name":"[COMMITTED,11/15] gas: x86: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-12-indu.bhagat@oracle.com/mbox/"},{"id":188128,"url":"https://patchwork.plctlab.org/api/1.2/patches/188128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-13-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:26","name":"[COMMITTED,12/15] gas: doc: update documentation for the new listing option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-13-indu.bhagat@oracle.com/mbox/"},{"id":188127,"url":"https://patchwork.plctlab.org/api/1.2/patches/188127/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-14-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:27","name":"[COMMITTED,13/15] opcodes: i386-reg.tbl: Add a comment to reflect dependency on ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-14-indu.bhagat@oracle.com/mbox/"},{"id":188130,"url":"https://patchwork.plctlab.org/api/1.2/patches/188130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-15-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:28","name":"[COMMITTED,14/15] gas: testsuite: add an x86 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-15-indu.bhagat@oracle.com/mbox/"},{"id":188132,"url":"https://patchwork.plctlab.org/api/1.2/patches/188132/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-16-indu.bhagat@oracle.com/","msgid":"<20240115120729.29771-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-15T12:07:29","name":"[COMMITTED,15/15] gas/NEWS: announce the new SCFI command line option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115120729.29771-16-indu.bhagat@oracle.com/mbox/"},{"id":188228,"url":"https://patchwork.plctlab.org/api/1.2/patches/188228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115153542.2836054-1-hjl.tools@gmail.com/","msgid":"<20240115153542.2836054-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-15T15:35:42","name":"x86-64: Skip SCFI tests for x32 targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240115153542.2836054-1-hjl.tools@gmail.com/mbox/"},{"id":188489,"url":"https://patchwork.plctlab.org/api/1.2/patches/188489/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-2-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:23","name":"[v4,1/3] RISC-V: Add support for XCVelw extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-2-mary.bennett@embecosm.com/mbox/"},{"id":188490,"url":"https://patchwork.plctlab.org/api/1.2/patches/188490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-3-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:24","name":"[v4,2/3] RISC-V: Add support for XCVbi extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-3-mary.bennett@embecosm.com/mbox/"},{"id":188491,"url":"https://patchwork.plctlab.org/api/1.2/patches/188491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-4-mary.bennett@embecosm.com/","msgid":"<20240116105425.1247721-4-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2024-01-16T10:54:25","name":"[v4,3/3] RISC-V: Add support for XCVmem extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116105425.1247721-4-mary.bennett@embecosm.com/mbox/"},{"id":188495,"url":"https://patchwork.plctlab.org/api/1.2/patches/188495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116110654.2411769-1-mengqinggang@loongson.cn/","msgid":"<20240116110654.2411769-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-16T11:06:54","name":"LoongArch: Do not emit R_LARCH_RELAX for two register macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116110654.2411769-1-mengqinggang@loongson.cn/mbox/"},{"id":188528,"url":"https://patchwork.plctlab.org/api/1.2/patches/188528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116135729.2479347-1-steve@sk2.org/","msgid":"<20240116135729.2479347-1-steve@sk2.org>","list_archive_url":null,"date":"2024-01-16T13:57:29","name":"[v3] tests: force non-deterministic mode in non-deterministic tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240116135729.2479347-1-steve@sk2.org/mbox/"},{"id":188812,"url":"https://patchwork.plctlab.org/api/1.2/patches/188812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87frywmact.fsf@redhat.com/","msgid":"<87frywmact.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-17T12:07:46","name":"Commit: Bring in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87frywmact.fsf@redhat.com/mbox/"},{"id":188881,"url":"https://patchwork.plctlab.org/api/1.2/patches/188881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117154637.1735065-1-hjl.tools@gmail.com/","msgid":"<20240117154637.1735065-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-17T15:46:37","name":"ld: Put all emulation options in ldlex.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117154637.1735065-1-hjl.tools@gmail.com/mbox/"},{"id":188885,"url":"https://patchwork.plctlab.org/api/1.2/patches/188885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117161047.1971227-1-hjl.tools@gmail.com/","msgid":"<20240117161047.1971227-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-17T16:10:47","name":"Update x86-64: Add -z mark-plt and -z nomark-plt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240117161047.1971227-1-hjl.tools@gmail.com/mbox/"},{"id":188970,"url":"https://patchwork.plctlab.org/api/1.2/patches/188970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZahfrwaOWnX/Pq3Z@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-17T23:15:59","name":"PR30824 internal error with -z pack-relative-relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZahfrwaOWnX/Pq3Z@squeak.grove.modra.org/mbox/"},{"id":189020,"url":"https://patchwork.plctlab.org/api/1.2/patches/189020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118073528.4129487-1-hau.hsu@sifive.com/","msgid":"<20240118073528.4129487-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-01-18T07:35:28","name":"RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118073528.4129487-1-hau.hsu@sifive.com/mbox/"},{"id":189198,"url":"https://patchwork.plctlab.org/api/1.2/patches/189198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-2-jremus@linux.ibm.com/","msgid":"<20240118130926.1221753-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-01-18T13:09:25","name":"[1/2] s390: Whitespace fixes in conditional branch flavor descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-2-jremus@linux.ibm.com/mbox/"},{"id":189199,"url":"https://patchwork.plctlab.org/api/1.2/patches/189199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-3-jremus@linux.ibm.com/","msgid":"<20240118130926.1221753-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-01-18T13:09:26","name":"[2/2] s390: Use proper string lengths when parsing opcode table flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240118130926.1221753-3-jremus@linux.ibm.com/mbox/"},{"id":189506,"url":"https://patchwork.plctlab.org/api/1.2/patches/189506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78991069-9936-49d9-935f-4bd40457636b@suse.com/","msgid":"<78991069-9936-49d9-935f-4bd40457636b@suse.com>","list_archive_url":null,"date":"2024-01-19T10:49:54","name":"x86: make \"-msyntax=intel -mnaked-reg\" match \".intel_syntax noprefix\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78991069-9936-49d9-935f-4bd40457636b@suse.com/mbox/"},{"id":189513,"url":"https://patchwork.plctlab.org/api/1.2/patches/189513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com/","msgid":"<2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com>","list_archive_url":null,"date":"2024-01-19T10:51:44","name":"[v2] x86/APX: optimize MOVBE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2831b090-2787-4b5c-b5ab-2197bed110dd@suse.com/mbox/"},{"id":189514,"url":"https://patchwork.plctlab.org/api/1.2/patches/189514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com/","msgid":"<98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com>","list_archive_url":null,"date":"2024-01-19T10:52:25","name":"[v2] x86: actually implement .noopt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98f2a0d4-2d56-4278-a19c-7a31ada5dd2f@suse.com/mbox/"},{"id":189528,"url":"https://patchwork.plctlab.org/api/1.2/patches/189528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com/","msgid":"<2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com>","list_archive_url":null,"date":"2024-01-19T11:25:04","name":"[1/2] x86/APX: no need to have decode go through x86_64_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2950fba0-7b54-4163-bcc6-aae5fef98810@suse.com/mbox/"},{"id":189529,"url":"https://patchwork.plctlab.org/api/1.2/patches/189529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f630b8f6-31bf-442b-8c14-f93cb8c0f9df@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-19T11:25:54","name":"[2/2] x86/APX: TILE{RELEASE,ZERO} have no EVEX encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f630b8f6-31bf-442b-8c14-f93cb8c0f9df@suse.com/mbox/"},{"id":189540,"url":"https://patchwork.plctlab.org/api/1.2/patches/189540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875xzplf8g.fsf@redhat.com/","msgid":"<875xzplf8g.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-19T11:44:31","name":"Commit: Add multilib.am to src-release.sh'\''s list of top level files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/875xzplf8g.fsf@redhat.com/mbox/"},{"id":189578,"url":"https://patchwork.plctlab.org/api/1.2/patches/189578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8734utl75y.fsf@redhat.com/","msgid":"<8734utl75y.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-19T14:38:49","name":"Commit: Display the contents of .eh_frame_hdr alongside .eh_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8734utl75y.fsf@redhat.com/mbox/"},{"id":189579,"url":"https://patchwork.plctlab.org/api/1.2/patches/189579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119144359.390520-1-hjl.tools@gmail.com/","msgid":"<20240119144359.390520-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T14:43:59","name":"Update x86/APX: VROUND{P,S}{S,D} can generally be encoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119144359.390520-1-hjl.tools@gmail.com/mbox/"},{"id":189596,"url":"https://patchwork.plctlab.org/api/1.2/patches/189596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119152021.655954-1-hjl.tools@gmail.com/","msgid":"<20240119152021.655954-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T15:20:21","name":"Remove hosts/mipsbsd.h and scripttempl/mipsbsd.sc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119152021.655954-1-hjl.tools@gmail.com/mbox/"},{"id":189602,"url":"https://patchwork.plctlab.org/api/1.2/patches/189602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119160639.659155-1-hjl.tools@gmail.com/","msgid":"<20240119160639.659155-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T16:06:39","name":"ld: Remove scripttempl/elf_chaos.sc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119160639.659155-1-hjl.tools@gmail.com/mbox/"},{"id":189608,"url":"https://patchwork.plctlab.org/api/1.2/patches/189608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119164017.509102-1-xry111@xry111.site/","msgid":"<20240119164017.509102-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-19T16:38:24","name":"LoongArch: Fix some test failures about TLS desc and TLS relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119164017.509102-1-xry111@xry111.site/mbox/"},{"id":189664,"url":"https://patchwork.plctlab.org/api/1.2/patches/189664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-4-hjl.tools@gmail.com/","msgid":"<20240119194552.1255481-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T19:45:51","name":"[3/4] ld: Include the text section order file in PE COFF linker scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-4-hjl.tools@gmail.com/mbox/"},{"id":189663,"url":"https://patchwork.plctlab.org/api/1.2/patches/189663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-5-hjl.tools@gmail.com/","msgid":"<20240119194552.1255481-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-19T19:45:52","name":"[4/4] ld: Document --text-section-ordering-file FILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240119194552.1255481-5-hjl.tools@gmail.com/mbox/"},{"id":189703,"url":"https://patchwork.plctlab.org/api/1.2/patches/189703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240120024227.1566464-1-vladimir.mezentsev@oracle.com/","msgid":"<20240120024227.1566464-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-01-20T02:42:27","name":"Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240120024227.1566464-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":189788,"url":"https://patchwork.plctlab.org/api/1.2/patches/189788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121025527.1892303-1-mengqinggang@loongson.cn/","msgid":"<20240121025527.1892303-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-21T02:55:27","name":"LoongArch: gas: Don'\''t define LoongArch .align","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121025527.1892303-1-mengqinggang@loongson.cn/mbox/"},{"id":189789,"url":"https://patchwork.plctlab.org/api/1.2/patches/189789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121032326.1952820-1-mengqinggang@loongson.cn/","msgid":"<20240121032326.1952820-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-21T03:23:26","name":"LoongArch: gas: Start a new frag after instructions that can be relaxed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121032326.1952820-1-mengqinggang@loongson.cn/mbox/"},{"id":189841,"url":"https://patchwork.plctlab.org/api/1.2/patches/189841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121210142.568900-1-mark@klomp.org/","msgid":"<20240121210142.568900-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T21:01:42","name":"opcodes: tic4x_disassemble swap xcalloc arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121210142.568900-1-mark@klomp.org/mbox/"},{"id":189855,"url":"https://patchwork.plctlab.org/api/1.2/patches/189855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121231621.576801-1-mark@klomp.org/","msgid":"<20240121231621.576801-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:16:21","name":"libsframe: Fix calloc argument order in dump_sframe_header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121231621.576801-1-mark@klomp.org/mbox/"},{"id":189859,"url":"https://patchwork.plctlab.org/api/1.2/patches/189859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121234112.579191-1-mark@klomp.org/","msgid":"<20240121234112.579191-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:41:12","name":"binutils: Fix calloc argument order in coffgrok.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121234112.579191-1-mark@klomp.org/mbox/"},{"id":189860,"url":"https://patchwork.plctlab.org/api/1.2/patches/189860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121235038.580321-1-mark@klomp.org/","msgid":"<20240121235038.580321-1-mark@klomp.org>","list_archive_url":null,"date":"2024-01-21T23:50:38","name":"binutils: Fix calloc argument order in srconv.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240121235038.580321-1-mark@klomp.org/mbox/"},{"id":189886,"url":"https://patchwork.plctlab.org/api/1.2/patches/189886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122022921.3008814-1-mengqinggang@loongson.cn/","msgid":"<20240122022921.3008814-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-22T02:29:21","name":"[v2] LoongArch: gas: Start a new frag after instructions that can be relaxed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122022921.3008814-1-mengqinggang@loongson.cn/mbox/"},{"id":190228,"url":"https://patchwork.plctlab.org/api/1.2/patches/190228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com/","msgid":"<5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com>","list_archive_url":null,"date":"2024-01-22T17:08:22","name":"Unable to build the AArch64 binutils sources with NDEBUG defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ccdf111-bb4c-4dfc-b280-268c5f99cd91@redhat.com/mbox/"},{"id":190238,"url":"https://patchwork.plctlab.org/api/1.2/patches/190238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd9bba79-7aca-622d-c6f2-92940aa2974a@oracle.com/","msgid":"","list_archive_url":null,"date":"2024-01-22T17:19:07","name":"Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd9bba79-7aca-622d-c6f2-92940aa2974a@oracle.com/mbox/"},{"id":190352,"url":"https://patchwork.plctlab.org/api/1.2/patches/190352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122191612.1678966-1-xry111@xry111.site/","msgid":"<20240122191612.1678966-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-22T19:14:03","name":"gas/NEWS, ld/NEWS: Announce LoongArch changes in 2.42","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240122191612.1678966-1-xry111@xry111.site/mbox/"},{"id":190757,"url":"https://patchwork.plctlab.org/api/1.2/patches/190757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123070957.3398644-1-sam@gentoo.org/","msgid":"<20240123070957.3398644-1-sam@gentoo.org>","list_archive_url":null,"date":"2024-01-23T07:09:29","name":"[2.41,COMMITTED] Fix 31252 gprofng causes testsuite parallel jobs fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123070957.3398644-1-sam@gentoo.org/mbox/"},{"id":190805,"url":"https://patchwork.plctlab.org/api/1.2/patches/190805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123093855.3617792-1-indu.bhagat@oracle.com/","msgid":"<20240123093855.3617792-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-23T09:38:55","name":"gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123093855.3617792-1-indu.bhagat@oracle.com/mbox/"},{"id":190861,"url":"https://patchwork.plctlab.org/api/1.2/patches/190861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123111325.36166-1-xry111@xry111.site/","msgid":"<20240123111325.36166-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-23T11:12:16","name":"[v2] gas/NEWS, ld/NEWS: Announce LoongArch changes in 2.42","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123111325.36166-1-xry111@xry111.site/mbox/"},{"id":190884,"url":"https://patchwork.plctlab.org/api/1.2/patches/190884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87fryomdy6.fsf@redhat.com/","msgid":"<87fryomdy6.fsf@redhat.com>","list_archive_url":null,"date":"2024-01-23T12:28:17","name":"RFC: Document unexpected behaviour of --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87fryomdy6.fsf@redhat.com/mbox/"},{"id":190901,"url":"https://patchwork.plctlab.org/api/1.2/patches/190901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123130029.2100848-1-cailulu@loongson.cn/","msgid":"<20240123130029.2100848-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-23T13:00:29","name":"LoongArch: Fix the issue of excessive relocation generated by IE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123130029.2100848-1-cailulu@loongson.cn/mbox/"},{"id":191050,"url":"https://patchwork.plctlab.org/api/1.2/patches/191050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123162045.20625-1-piannetta@kalrayinc.com/","msgid":"<20240123162045.20625-1-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-01-23T16:20:45","name":"Add myself as the KVX port maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240123162045.20625-1-piannetta@kalrayinc.com/mbox/"},{"id":191131,"url":"https://patchwork.plctlab.org/api/1.2/patches/191131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb1e06e9-e1e6-6f74-c888-b11e8387e1d5@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2024-01-23T18:30:52","name":"aarch64: Eliminate unused variable warnings with -DNDEBUG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb1e06e9-e1e6-6f74-c888-b11e8387e1d5@e124511.cambridge.arm.com/mbox/"},{"id":191382,"url":"https://patchwork.plctlab.org/api/1.2/patches/191382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124064046.1191952-1-indu.bhagat@oracle.com/","msgid":"<20240124064046.1191952-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T06:40:46","name":"[V2] gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124064046.1191952-1-indu.bhagat@oracle.com/mbox/"},{"id":191388,"url":"https://patchwork.plctlab.org/api/1.2/patches/191388/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-2-indu.bhagat@oracle.com/","msgid":"<20240124072629.1193542-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T07:26:28","name":"[V2,1/2] x86: testsuite: scfi: adjust COFI testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-2-indu.bhagat@oracle.com/mbox/"},{"id":191389,"url":"https://patchwork.plctlab.org/api/1.2/patches/191389/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-3-indu.bhagat@oracle.com/","msgid":"<20240124072629.1193542-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-24T07:26:29","name":"[V2,2/2] gas: scfi: untraceable control flow should be a hard error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124072629.1193542-3-indu.bhagat@oracle.com/mbox/"},{"id":191449,"url":"https://patchwork.plctlab.org/api/1.2/patches/191449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-1-jiawei@iscas.ac.cn/","msgid":"<20240124093725.567220-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T09:37:24","name":"[v4,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-1-jiawei@iscas.ac.cn/mbox/"},{"id":191447,"url":"https://patchwork.plctlab.org/api/1.2/patches/191447/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-2-jiawei@iscas.ac.cn/","msgid":"<20240124093725.567220-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T09:37:25","name":"[v4,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124093725.567220-2-jiawei@iscas.ac.cn/mbox/"},{"id":191486,"url":"https://patchwork.plctlab.org/api/1.2/patches/191486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124112014.2675193-1-rjones@redhat.com/","msgid":"<20240124112014.2675193-1-rjones@redhat.com>","list_archive_url":null,"date":"2024-01-24T11:20:05","name":"binutils/windmc: Parse input correctly on big endian hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124112014.2675193-1-rjones@redhat.com/mbox/"},{"id":191556,"url":"https://patchwork.plctlab.org/api/1.2/patches/191556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124122523.384659-2-rjones@redhat.com/","msgid":"<20240124122523.384659-2-rjones@redhat.com>","list_archive_url":null,"date":"2024-01-24T12:25:23","name":"[v2] binutils/windmc: Parse input correctly on big endian hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124122523.384659-2-rjones@redhat.com/mbox/"},{"id":191579,"url":"https://patchwork.plctlab.org/api/1.2/patches/191579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124135055.4214-1-jiawei@iscas.ac.cn/","msgid":"<20240124135055.4214-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-24T13:50:55","name":"[v2] RISC-V: Add Zcmt instructions and csrs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124135055.4214-1-jiawei@iscas.ac.cn/mbox/"},{"id":191786,"url":"https://patchwork.plctlab.org/api/1.2/patches/191786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124225103.219222-1-hjl.tools@gmail.com/","msgid":"<20240124225103.219222-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-24T22:51:03","name":"ld: Improve --fatal-warnings for unknown command-line options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240124225103.219222-1-hjl.tools@gmail.com/mbox/"},{"id":191792,"url":"https://patchwork.plctlab.org/api/1.2/patches/191792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZbGfgJ8PBNvw3e67@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-24T23:38:40","name":"riscv64-pei uninitialised data writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZbGfgJ8PBNvw3e67@squeak.grove.modra.org/mbox/"},{"id":192011,"url":"https://patchwork.plctlab.org/api/1.2/patches/192011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125112846.1999078-1-mengqinggang@loongson.cn/","msgid":"<20240125112846.1999078-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-25T11:28:46","name":"LoongArch: gas: Add support for s9 register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125112846.1999078-1-mengqinggang@loongson.cn/mbox/"},{"id":192082,"url":"https://patchwork.plctlab.org/api/1.2/patches/192082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125134238.174841-1-xry111@xry111.site/","msgid":"<20240125134238.174841-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-01-25T13:36:26","name":"LoongArch: Disallow TLS transition when a section contains TLS_IE64 or TLS_DESC64 reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125134238.174841-1-xry111@xry111.site/mbox/"},{"id":192143,"url":"https://patchwork.plctlab.org/api/1.2/patches/192143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125154319.788647-1-hjl.tools@gmail.com/","msgid":"<20240125154319.788647-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T15:43:19","name":"ld: Always call output_unknown_cmdline_warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125154319.788647-1-hjl.tools@gmail.com/mbox/"},{"id":192155,"url":"https://patchwork.plctlab.org/api/1.2/patches/192155/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125161127.893781-1-hjl.tools@gmail.com/","msgid":"<20240125161127.893781-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T16:11:27","name":"ld: Xfail PR ld/31289 tests for some targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125161127.893781-1-hjl.tools@gmail.com/mbox/"},{"id":192219,"url":"https://patchwork.plctlab.org/api/1.2/patches/192219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125180804.1175199-1-hjl.tools@gmail.com/","msgid":"<20240125180804.1175199-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T18:08:04","name":"elf: Add is_standard_elf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125180804.1175199-1-hjl.tools@gmail.com/mbox/"},{"id":192247,"url":"https://patchwork.plctlab.org/api/1.2/patches/192247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125183417.1234307-1-hjl.tools@gmail.com/","msgid":"<20240125183417.1234307-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T18:34:17","name":"ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125183417.1234307-1-hjl.tools@gmail.com/mbox/"},{"id":192288,"url":"https://patchwork.plctlab.org/api/1.2/patches/192288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125201102.1998061-1-hjl.tools@gmail.com/","msgid":"<20240125201102.1998061-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-25T20:11:02","name":"bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240125201102.1998061-1-hjl.tools@gmail.com/mbox/"},{"id":192362,"url":"https://patchwork.plctlab.org/api/1.2/patches/192362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126031133.3457231-1-mengqinggang@loongson.cn/","msgid":"<20240126031133.3457231-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-26T03:11:33","name":"[v2] LoongArch: gas: Add support for s9 register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126031133.3457231-1-mengqinggang@loongson.cn/mbox/"},{"id":192366,"url":"https://patchwork.plctlab.org/api/1.2/patches/192366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126033932.3577932-1-mengqinggang@loongson.cn/","msgid":"<20240126033932.3577932-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-01-26T03:39:32","name":"LoongArch: Fix a bug of getting relocation type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126033932.3577932-1-mengqinggang@loongson.cn/mbox/"},{"id":192435,"url":"https://patchwork.plctlab.org/api/1.2/patches/192435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126090005.3265355-1-indu.bhagat@oracle.com/","msgid":"<20240126090005.3265355-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:00:05","name":"[V3] gas: x86: ginsn: adjust ginsns for certain lea ops","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126090005.3265355-1-indu.bhagat@oracle.com/mbox/"},{"id":192464,"url":"https://patchwork.plctlab.org/api/1.2/patches/192464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-2-indu.bhagat@oracle.com/","msgid":"<20240126091917.3266816-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:19:16","name":"[V3,1/2] x86: testsuite: scfi: adjust COFI testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-2-indu.bhagat@oracle.com/mbox/"},{"id":192465,"url":"https://patchwork.plctlab.org/api/1.2/patches/192465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-3-indu.bhagat@oracle.com/","msgid":"<20240126091917.3266816-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-26T09:19:17","name":"[V3,2/2] gas: scfi: untraceable control flow should be a hard error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126091917.3266816-3-indu.bhagat@oracle.com/mbox/"},{"id":192579,"url":"https://patchwork.plctlab.org/api/1.2/patches/192579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bee88f75-3a6a-4be7-9a7e-f877cd5a8a2e@suse.com/","msgid":"","list_archive_url":null,"date":"2024-01-26T12:29:11","name":"x86: move Q-suffix-to-REX.W translation logic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bee88f75-3a6a-4be7-9a7e-f877cd5a8a2e@suse.com/mbox/"},{"id":192596,"url":"https://patchwork.plctlab.org/api/1.2/patches/192596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-1-cailulu@loongson.cn/","msgid":"<20240126135540.3437675-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-26T13:55:39","name":"[1/2] LoongArch: Delete extra instructions when TLS type transition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-1-cailulu@loongson.cn/mbox/"},{"id":192597,"url":"https://patchwork.plctlab.org/api/1.2/patches/192597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-2-cailulu@loongson.cn/","msgid":"<20240126135540.3437675-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-26T13:55:40","name":"[2/2] LoongArch: Fix some test cases for TLS transition and relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135540.3437675-2-cailulu@loongson.cn/mbox/"},{"id":192601,"url":"https://patchwork.plctlab.org/api/1.2/patches/192601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135914.2400826-1-hjl.tools@gmail.com/","msgid":"<20240126135914.2400826-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T13:59:14","name":"elf: Rename is_standard_elf to uses_elf_em","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126135914.2400826-1-hjl.tools@gmail.com/mbox/"},{"id":192714,"url":"https://patchwork.plctlab.org/api/1.2/patches/192714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126172815.3007950-1-hjl.tools@gmail.com/","msgid":"<20240126172815.3007950-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T17:28:15","name":"ld: Turn on --error-execstack for --warn-execstack --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126172815.3007950-1-hjl.tools@gmail.com/mbox/"},{"id":192734,"url":"https://patchwork.plctlab.org/api/1.2/patches/192734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126180948.3121701-1-hjl.tools@gmail.com/","msgid":"<20240126180948.3121701-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:09:48","name":"ld: Turn on --error-execstack/--error-rwx-segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126180948.3121701-1-hjl.tools@gmail.com/mbox/"},{"id":192761,"url":"https://patchwork.plctlab.org/api/1.2/patches/192761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-2-hjl.tools@gmail.com/","msgid":"<20240126185652.3464023-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:56:51","name":"[1/2] ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-2-hjl.tools@gmail.com/mbox/"},{"id":192762,"url":"https://patchwork.plctlab.org/api/1.2/patches/192762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-3-hjl.tools@gmail.com/","msgid":"<20240126185652.3464023-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T18:56:52","name":"[2/2] bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126185652.3464023-3-hjl.tools@gmail.com/mbox/"},{"id":192789,"url":"https://patchwork.plctlab.org/api/1.2/patches/192789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214553.46536-1-hjl.tools@gmail.com/","msgid":"<20240126214553.46536-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:45:53","name":"[v2] ld: Turn on --error-execstack/--error-rwx-segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214553.46536-1-hjl.tools@gmail.com/mbox/"},{"id":192791,"url":"https://patchwork.plctlab.org/api/1.2/patches/192791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-2-hjl.tools@gmail.com/","msgid":"<20240126214609.46554-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:46:08","name":"[v2,1/2] ld: Output error for linker warnings with --fatal-warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-2-hjl.tools@gmail.com/mbox/"},{"id":192790,"url":"https://patchwork.plctlab.org/api/1.2/patches/192790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-3-hjl.tools@gmail.com/","msgid":"<20240126214609.46554-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-01-26T21:46:09","name":"[v2,2/2] bfd: Output error for linker --fatal-warnings option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240126214609.46554-3-hjl.tools@gmail.com/mbox/"},{"id":193003,"url":"https://patchwork.plctlab.org/api/1.2/patches/193003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-1-cailulu@loongson.cn/","msgid":"<20240127131211.795952-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-27T13:12:10","name":"[1/2] LoongArch: Fix incorrect type transition under extreme cmodel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-1-cailulu@loongson.cn/mbox/"},{"id":193004,"url":"https://patchwork.plctlab.org/api/1.2/patches/193004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-2-cailulu@loongson.cn/","msgid":"<20240127131211.795952-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-01-27T13:12:11","name":"[2/2] LoongArch: update test cases about TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240127131211.795952-2-cailulu@loongson.cn/mbox/"},{"id":193460,"url":"https://patchwork.plctlab.org/api/1.2/patches/193460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129131741.48824-1-nelson@rivosinc.com/","msgid":"<20240129131741.48824-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2024-01-29T13:17:41","name":"RISC-V: Don'\''t generate branch/jump relocation if symbol is local when no-relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129131741.48824-1-nelson@rivosinc.com/mbox/"},{"id":193661,"url":"https://patchwork.plctlab.org/api/1.2/patches/193661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129182803.4867-1-jose.marchesi@oracle.com/","msgid":"<20240129182803.4867-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2024-01-29T18:28:03","name":"bpf: there is no ldinddw nor ldabsdw instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240129182803.4867-1-jose.marchesi@oracle.com/mbox/"},{"id":193729,"url":"https://patchwork.plctlab.org/api/1.2/patches/193729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zbgx8mkERXho4pOT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-01-29T23:17:06","name":"PR31314, chew crashing on use of uninitialized value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zbgx8mkERXho4pOT@squeak.grove.modra.org/mbox/"},{"id":193763,"url":"https://patchwork.plctlab.org/api/1.2/patches/193763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-2-tom@tromey.com/","msgid":"<20240130010540.1754740-2-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:31","name":"[1/3] Make several more BFD globals thread-local","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-2-tom@tromey.com/mbox/"},{"id":193764,"url":"https://patchwork.plctlab.org/api/1.2/patches/193764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-3-tom@tromey.com/","msgid":"<20240130010540.1754740-3-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:32","name":"[2/3] Do not call fputc from _bfd_doprnt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-3-tom@tromey.com/mbox/"},{"id":193765,"url":"https://patchwork.plctlab.org/api/1.2/patches/193765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-4-tom@tromey.com/","msgid":"<20240130010540.1754740-4-tom@tromey.com>","list_archive_url":null,"date":"2024-01-30T01:03:33","name":"[3/3] Introduce bfd_print_error function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130010540.1754740-4-tom@tromey.com/mbox/"},{"id":193860,"url":"https://patchwork.plctlab.org/api/1.2/patches/193860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130063630.2931301-1-hau.hsu@sifive.com/","msgid":"<20240130063630.2931301-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-01-30T06:36:30","name":"[v2] RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130063630.2931301-1-hau.hsu@sifive.com/mbox/"},{"id":193892,"url":"https://patchwork.plctlab.org/api/1.2/patches/193892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130085431.737432-1-indu.bhagat@oracle.com/","msgid":"<20240130085431.737432-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-01-30T08:54:31","name":"[COMMITTED,2.42] gas: scfi: add missing ginsn-cofi-1 testcase files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130085431.737432-1-indu.bhagat@oracle.com/mbox/"},{"id":193994,"url":"https://patchwork.plctlab.org/api/1.2/patches/193994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-1-jiawei@iscas.ac.cn/","msgid":"<20240130110816.655087-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-30T11:08:15","name":"[v5,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-1-jiawei@iscas.ac.cn/mbox/"},{"id":193995,"url":"https://patchwork.plctlab.org/api/1.2/patches/193995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-2-jiawei@iscas.ac.cn/","msgid":"<20240130110816.655087-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-30T11:08:16","name":"[v5,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240130110816.655087-2-jiawei@iscas.ac.cn/mbox/"},{"id":194179,"url":"https://patchwork.plctlab.org/api/1.2/patches/194179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b086ae27-bb91-4597-9392-63bfd0b41f35@gjlay.de/","msgid":"","list_archive_url":null,"date":"2024-01-30T13:53:18","name":"[avr,1/1] Addendum to PR31124: Don'\''t PROVIDE __flmap_init_label","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b086ae27-bb91-4597-9392-63bfd0b41f35@gjlay.de/mbox/"},{"id":194261,"url":"https://patchwork.plctlab.org/api/1.2/patches/194261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59148A03F40658E472D79B60807D2@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2024-01-30T18:21:25","name":"bfd: check for truncation with R_RISCV_32 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59148A03F40658E472D79B60807D2@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":194576,"url":"https://patchwork.plctlab.org/api/1.2/patches/194576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131083244.718579-1-syq@gcc.gnu.org/","msgid":"<20240131083244.718579-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-01-31T08:32:44","name":"MIPS: support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131083244.718579-1-syq@gcc.gnu.org/mbox/"},{"id":194770,"url":"https://patchwork.plctlab.org/api/1.2/patches/194770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-1-jiawei@iscas.ac.cn/","msgid":"<20240131141122.350700-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-31T14:11:21","name":"[v6,1/2] RISC-V: Support Zcmp push/pop instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-1-jiawei@iscas.ac.cn/mbox/"},{"id":194769,"url":"https://patchwork.plctlab.org/api/1.2/patches/194769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-2-jiawei@iscas.ac.cn/","msgid":"<20240131141122.350700-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2024-01-31T14:11:22","name":"[v6,2/2] RISC-V: Support Zcmp cm.mv instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240131141122.350700-2-jiawei@iscas.ac.cn/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-01/mbox/"},{"id":64,"url":"https://patchwork.plctlab.org/api/1.2/bundles/64/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2024-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":195477,"url":"https://patchwork.plctlab.org/api/1.2/patches/195477/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201213647.1160809-1-vladimir.mezentsev@oracle.com/","msgid":"<20240201213647.1160809-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-02-01T21:36:46","name":"[COMMITTED] gprofng: Remove unused macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201213647.1160809-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":195495,"url":"https://patchwork.plctlab.org/api/1.2/patches/195495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201224749.214439-1-hjl.tools@gmail.com/","msgid":"<20240201224749.214439-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-01T22:47:49","name":"x86: Disallow APX instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240201224749.214439-1-hjl.tools@gmail.com/mbox/"},{"id":195583,"url":"https://patchwork.plctlab.org/api/1.2/patches/195583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202060316.80187-1-sloosemore@baylibre.com/","msgid":"<20240202060316.80187-1-sloosemore@baylibre.com>","list_archive_url":null,"date":"2024-02-02T06:03:16","name":"[Committed] MAINTAINERS: Update my e-mail address.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202060316.80187-1-sloosemore@baylibre.com/mbox/"},{"id":195608,"url":"https://patchwork.plctlab.org/api/1.2/patches/195608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202063919.1414368-1-syq@gcc.gnu.org/","msgid":"<20240202063919.1414368-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T06:39:19","name":"MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202063919.1414368-1-syq@gcc.gnu.org/mbox/"},{"id":195614,"url":"https://patchwork.plctlab.org/api/1.2/patches/195614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202064242.1414724-1-syq@gcc.gnu.org/","msgid":"<20240202064242.1414724-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T06:42:42","name":"[v3] MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202064242.1414724-1-syq@gcc.gnu.org/mbox/"},{"id":195673,"url":"https://patchwork.plctlab.org/api/1.2/patches/195673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202072547.213705-1-indu.bhagat@oracle.com/","msgid":"<20240202072547.213705-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-02T07:25:47","name":"gas: x86: ginsn: handle sub-QWORD ALU with imm and MOV ops correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202072547.213705-1-indu.bhagat@oracle.com/mbox/"},{"id":195780,"url":"https://patchwork.plctlab.org/api/1.2/patches/195780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2384ac80-6530-4097-8d60-d37336aaa341@suse.com/","msgid":"<2384ac80-6530-4097-8d60-d37336aaa341@suse.com>","list_archive_url":null,"date":"2024-02-02T10:25:59","name":"x86: change type of Dwarf2 register numbers in register table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2384ac80-6530-4097-8d60-d37336aaa341@suse.com/mbox/"},{"id":195790,"url":"https://patchwork.plctlab.org/api/1.2/patches/195790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1623239c-b244-4581-b021-b65567561e3d@suse.com/","msgid":"<1623239c-b244-4581-b021-b65567561e3d@suse.com>","list_archive_url":null,"date":"2024-02-02T10:40:16","name":"[1/2] x86/APX: VROUND{P,S}{S,D} encodings require AVX512{F,VL}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1623239c-b244-4581-b021-b65567561e3d@suse.com/mbox/"},{"id":195791,"url":"https://patchwork.plctlab.org/api/1.2/patches/195791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com/","msgid":"<1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com>","list_archive_url":null,"date":"2024-02-02T10:41:50","name":"x86/APX: with REX2 map 1 doesn'\''t \"chain\" to maps 2 or 3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1aff1d43-b427-4451-b08f-8dccc54aaf55@suse.com/mbox/"},{"id":195811,"url":"https://patchwork.plctlab.org/api/1.2/patches/195811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202113310.145132-1-hjl.tools@gmail.com/","msgid":"<20240202113310.145132-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-02T11:33:10","name":"[v2] x86: Disallow instructions with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202113310.145132-1-hjl.tools@gmail.com/mbox/"},{"id":195850,"url":"https://patchwork.plctlab.org/api/1.2/patches/195850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202125105.1504614-1-syq@gcc.gnu.org/","msgid":"<20240202125105.1504614-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-02T12:51:05","name":"[v4] MIPS: Support PCREL GOT access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202125105.1504614-1-syq@gcc.gnu.org/mbox/"},{"id":195853,"url":"https://patchwork.plctlab.org/api/1.2/patches/195853/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202130057.84624-2-xry111@xry111.site/","msgid":"<20240202130057.84624-2-xry111@xry111.site>","list_archive_url":null,"date":"2024-02-02T13:00:58","name":"LoongArch: gas: Fix the types of symbols referred with %le_*_r in the symtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202130057.84624-2-xry111@xry111.site/mbox/"},{"id":196080,"url":"https://patchwork.plctlab.org/api/1.2/patches/196080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202232542.2282432-1-indu.bhagat@oracle.com/","msgid":"<20240202232542.2282432-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-02T23:25:42","name":"gas: scfi: fix failing test on Solaris2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240202232542.2282432-1-indu.bhagat@oracle.com/mbox/"},{"id":196407,"url":"https://patchwork.plctlab.org/api/1.2/patches/196407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-2-cailulu@loongson.cn/","msgid":"<20240204031132.3978170-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:11:31","name":"[v2,1/2] LoongArch: Delete extra instructions when TLS type transition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-2-cailulu@loongson.cn/mbox/"},{"id":196406,"url":"https://patchwork.plctlab.org/api/1.2/patches/196406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-3-cailulu@loongson.cn/","msgid":"<20240204031132.3978170-3-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:11:32","name":"[v2,2/2] LoongArch: Fix some test cases for TLS transition and relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031132.3978170-3-cailulu@loongson.cn/mbox/"},{"id":196409,"url":"https://patchwork.plctlab.org/api/1.2/patches/196409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031819.3982654-1-cailulu@loongson.cn/","msgid":"<20240204031819.3982654-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2024-02-04T03:18:19","name":"LoongArch: Fix the issue of excessive relocation generated by IE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204031819.3982654-1-cailulu@loongson.cn/mbox/"},{"id":196442,"url":"https://patchwork.plctlab.org/api/1.2/patches/196442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204065338.161932-1-mengqinggang@loongson.cn/","msgid":"<20240204065338.161932-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-04T06:53:38","name":"LoongArch: Fix the bug of R_LARCH_AGLIN caused by discard section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240204065338.161932-1-mengqinggang@loongson.cn/mbox/"},{"id":196611,"url":"https://patchwork.plctlab.org/api/1.2/patches/196611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205013937.95317-1-nelson@rivosinc.com/","msgid":"<20240205013937.95317-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2024-02-05T01:39:37","name":"RISC-V: Support B, Zaamo and Zalrsc extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205013937.95317-1-nelson@rivosinc.com/mbox/"},{"id":196702,"url":"https://patchwork.plctlab.org/api/1.2/patches/196702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205093231.2817816-1-mengqinggang@loongson.cn/","msgid":"<20240205093231.2817816-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-05T09:32:31","name":"LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205093231.2817816-1-mengqinggang@loongson.cn/mbox/"},{"id":196714,"url":"https://patchwork.plctlab.org/api/1.2/patches/196714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205101427.2862503-1-syq@gcc.gnu.org/","msgid":"<20240205101427.2862503-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-05T10:14:27","name":"MIPS/Gas: Support .L/$ as the mark of local symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205101427.2862503-1-syq@gcc.gnu.org/mbox/"},{"id":197000,"url":"https://patchwork.plctlab.org/api/1.2/patches/197000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205200028.219844-1-hjl.tools@gmail.com/","msgid":"<20240205200028.219844-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-05T20:00:28","name":"x86: Warn .insn instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240205200028.219844-1-hjl.tools@gmail.com/mbox/"},{"id":197207,"url":"https://patchwork.plctlab.org/api/1.2/patches/197207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcHZbTFf/DLnqZAX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-06T07:02:05","name":"Link x86-64 mark-plt-1.so with --no-as-needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcHZbTFf/DLnqZAX@squeak.grove.modra.org/mbox/"},{"id":197324,"url":"https://patchwork.plctlab.org/api/1.2/patches/197324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206113358.999065-1-hjl.tools@gmail.com/","msgid":"<20240206113358.999065-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-06T11:33:58","name":"[v2] x86: Warn .insn instruction with length > 15 bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206113358.999065-1-hjl.tools@gmail.com/mbox/"},{"id":197512,"url":"https://patchwork.plctlab.org/api/1.2/patches/197512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206153020.3706354-1-hjl.tools@gmail.com/","msgid":"<20240206153020.3706354-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-06T15:30:20","name":"x86-64: Add R_X86_64_CODE_6_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206153020.3706354-1-hjl.tools@gmail.com/mbox/"},{"id":197549,"url":"https://patchwork.plctlab.org/api/1.2/patches/197549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206170538.2937169-1-syq@gcc.gnu.org/","msgid":"<20240206170538.2937169-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-06T17:05:38","name":"[v4] MIPS/Gas: Disallow branch to absolute address for PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240206170538.2937169-1-syq@gcc.gnu.org/mbox/"},{"id":197880,"url":"https://patchwork.plctlab.org/api/1.2/patches/197880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0EXQQ9Ie5YyAh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-07T12:14:09","name":"memory leak in objdump disassemble_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0EXQQ9Ie5YyAh@squeak.grove.modra.org/mbox/"},{"id":197882,"url":"https://patchwork.plctlab.org/api/1.2/patches/197882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0NYXnHSjXvnqT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-07T12:14:45","name":"asan: NULL dereference in _bfd_mips_final_write_processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcN0NYXnHSjXvnqT@squeak.grove.modra.org/mbox/"},{"id":197896,"url":"https://patchwork.plctlab.org/api/1.2/patches/197896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207124245.1797095-1-hjl.tools@gmail.com/","msgid":"<20240207124245.1797095-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-07T12:42:45","name":"[v2] x86-64: Add R_X86_64_CODE_6_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207124245.1797095-1-hjl.tools@gmail.com/mbox/"},{"id":197996,"url":"https://patchwork.plctlab.org/api/1.2/patches/197996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207173102.2989195-1-syq@gcc.gnu.org/","msgid":"<20240207173102.2989195-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-07T17:31:02","name":"[v5] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240207173102.2989195-1-syq@gcc.gnu.org/mbox/"},{"id":198032,"url":"https://patchwork.plctlab.org/api/1.2/patches/198032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ec5c368-3181-41e9-8343-00baa9247f31@arm.com/","msgid":"<2ec5c368-3181-41e9-8343-00baa9247f31@arm.com>","list_archive_url":null,"date":"2024-02-07T18:33:37","name":"[Binutils] arm: Add support for Armv9.5-A","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ec5c368-3181-41e9-8343-00baa9247f31@arm.com/mbox/"},{"id":198192,"url":"https://patchwork.plctlab.org/api/1.2/patches/198192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208071030.3712545-1-indu.bhagat@oracle.com/","msgid":"<20240208071030.3712545-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2024-02-08T07:10:30","name":"[V2] gas: scfi: fix failing test on Solaris2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208071030.3712545-1-indu.bhagat@oracle.com/mbox/"},{"id":198543,"url":"https://patchwork.plctlab.org/api/1.2/patches/198543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208193151.1605759-1-sam@rfc1149.net/","msgid":"<20240208193151.1605759-1-sam@rfc1149.net>","list_archive_url":null,"date":"2024-02-08T19:31:51","name":"[v2] gdb/doc: fix several typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208193151.1605759-1-sam@rfc1149.net/mbox/"},{"id":198570,"url":"https://patchwork.plctlab.org/api/1.2/patches/198570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcU/WKi1HL0RVtzL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-08T20:53:44","name":"PR31208, strip can break ELF alignment requirements","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcU/WKi1HL0RVtzL@squeak.grove.modra.org/mbox/"},{"id":198607,"url":"https://patchwork.plctlab.org/api/1.2/patches/198607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208221534.637556-2-mary.bennett682@gmail.com/","msgid":"<20240208221534.637556-2-mary.bennett682@gmail.com>","list_archive_url":null,"date":"2024-02-08T22:15:34","name":"[1/1] RISC-V: Add support for XCVbitmanip extension in CV32E40Pv2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240208221534.637556-2-mary.bennett682@gmail.com/mbox/"},{"id":198720,"url":"https://patchwork.plctlab.org/api/1.2/patches/198720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcWNcCVyvAPOKV3k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-09T02:26:56","name":"PR 14962 testcase xcoff failure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcWNcCVyvAPOKV3k@squeak.grove.modra.org/mbox/"},{"id":198764,"url":"https://patchwork.plctlab.org/api/1.2/patches/198764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9e0ab9a-acf4-4856-9582-fb664e0565c6@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T06:58:34","name":"SCFI: correct test names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f9e0ab9a-acf4-4856-9582-fb664e0565c6@suse.com/mbox/"},{"id":198776,"url":"https://patchwork.plctlab.org/api/1.2/patches/198776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com/","msgid":"<77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com>","list_archive_url":null,"date":"2024-02-09T07:51:02","name":"x86: drop redundant Xmmword","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77f52b4f-31f4-4e53-9129-6389e53de9ef@suse.com/mbox/"},{"id":198777,"url":"https://patchwork.plctlab.org/api/1.2/patches/198777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa744da8-5db0-4b94-a379-4aad4749cc92@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T07:51:58","name":"x86: don'\''t use VexWIG in SSE2AVX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa744da8-5db0-4b94-a379-4aad4749cc92@suse.com/mbox/"},{"id":198778,"url":"https://patchwork.plctlab.org/api/1.2/patches/198778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00bab805-a894-49cc-8018-f936f12866d6@suse.com/","msgid":"<00bab805-a894-49cc-8018-f936f12866d6@suse.com>","list_archive_url":null,"date":"2024-02-09T08:10:41","name":"x86/APX: drop stray IgnoreSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00bab805-a894-49cc-8018-f936f12866d6@suse.com/mbox/"},{"id":198779,"url":"https://patchwork.plctlab.org/api/1.2/patches/198779/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/262f296e-673b-47f0-a764-276939161d64@suse.com/","msgid":"<262f296e-673b-47f0-a764-276939161d64@suse.com>","list_archive_url":null,"date":"2024-02-09T08:11:19","name":"x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/262f296e-673b-47f0-a764-276939161d64@suse.com/mbox/"},{"id":198909,"url":"https://patchwork.plctlab.org/api/1.2/patches/198909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CY8PR12MB7516CCA73BE73D93FCFD4692A84B2@CY8PR12MB7516.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T14:27:06","name":"arc: Put DBNZ instruction to a separate class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CY8PR12MB7516CCA73BE73D93FCFD4692A84B2@CY8PR12MB7516.namprd12.prod.outlook.com/mbox/"},{"id":199035,"url":"https://patchwork.plctlab.org/api/1.2/patches/199035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/febe8f74-7b1c-417f-b446-1be95f50d5b6@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2024-02-09T17:54:33","name":"[COMMITTED] PowerPC: Add support for Power11 options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/febe8f74-7b1c-417f-b446-1be95f50d5b6@linux.ibm.com/mbox/"},{"id":199037,"url":"https://patchwork.plctlab.org/api/1.2/patches/199037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240209180734.443763-2-hawkinsw@obs.cr/","msgid":"<20240209180734.443763-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-09T18:07:32","name":"[1/1] objdump: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240209180734.443763-2-hawkinsw@obs.cr/mbox/"},{"id":199266,"url":"https://patchwork.plctlab.org/api/1.2/patches/199266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240210134217.108537-1-hjl.tools@gmail.com/","msgid":"<20240210134217.108537-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-10T13:42:17","name":"ld: Add -plugin-save-temps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240210134217.108537-1-hjl.tools@gmail.com/mbox/"},{"id":199730,"url":"https://patchwork.plctlab.org/api/1.2/patches/199730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcoSy1kMuaYoEg2-@hydra/","msgid":"","list_archive_url":null,"date":"2024-02-12T12:44:59","name":"Add support to readelf for the PT_OPENBSD_SYSCALLS segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZcoSy1kMuaYoEg2-@hydra/mbox/"},{"id":199953,"url":"https://patchwork.plctlab.org/api/1.2/patches/199953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240212174209.620310-2-hawkinsw@obs.cr/","msgid":"<20240212174209.620310-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-12T17:42:06","name":"[v2,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240212174209.620310-2-hawkinsw@obs.cr/mbox/"},{"id":200539,"url":"https://patchwork.plctlab.org/api/1.2/patches/200539/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240213180311.2141095-1-srinath.parvathaneni@arm.com/","msgid":"<20240213180311.2141095-1-srinath.parvathaneni@arm.com>","list_archive_url":null,"date":"2024-02-13T18:03:11","name":"[v1,1/1,Binutils] aarch64: Fix the 2nd operand in gcsstr and gcssttr instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240213180311.2141095-1-srinath.parvathaneni@arm.com/mbox/"},{"id":200728,"url":"https://patchwork.plctlab.org/api/1.2/patches/200728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zcv4BvpYtkjtrkSZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-13T23:15:18","name":"s390-linux FAIL: pr22269-1 (static pie undefined weak)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zcv4BvpYtkjtrkSZ@squeak.grove.modra.org/mbox/"},{"id":200900,"url":"https://patchwork.plctlab.org/api/1.2/patches/200900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214104954.40036-1-list+bin@vahedi.org/","msgid":"<20240214104954.40036-1-list+bin@vahedi.org>","list_archive_url":null,"date":"2024-02-14T10:49:54","name":"[PUSHED] arc: Put DBNZ instruction to a separate class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214104954.40036-1-list+bin@vahedi.org/mbox/"},{"id":201000,"url":"https://patchwork.plctlab.org/api/1.2/patches/201000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214160303.869180-2-hawkinsw@obs.cr/","msgid":"<20240214160303.869180-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-14T16:03:00","name":"[v3,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214160303.869180-2-hawkinsw@obs.cr/mbox/"},{"id":201146,"url":"https://patchwork.plctlab.org/api/1.2/patches/201146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214221257.908126-2-hawkinsw@obs.cr/","msgid":"<20240214221257.908126-2-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-14T22:12:53","name":"[v4,1/1] objdump, as: Add callx support for BPF CPU v1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240214221257.908126-2-hawkinsw@obs.cr/mbox/"},{"id":201229,"url":"https://patchwork.plctlab.org/api/1.2/patches/201229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc1osM8Uw97ZVfni@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T01:28:16","name":"PR30308, infinite recursion in i386_intel_simplify","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc1osM8Uw97ZVfni@squeak.grove.modra.org/mbox/"},{"id":201258,"url":"https://patchwork.plctlab.org/api/1.2/patches/201258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3HVzeGPJow4z6i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T08:12:07","name":"PR28448, Memory leak in function add_symbols(plugin.c)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3HVzeGPJow4z6i@squeak.grove.modra.org/mbox/"},{"id":201262,"url":"https://patchwork.plctlab.org/api/1.2/patches/201262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3PBgzPLJtG2h7F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-15T08:44:54","name":"PR28448, Memory leak in function add_symbols(plugin.c)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc3PBgzPLJtG2h7F@squeak.grove.modra.org/mbox/"},{"id":201600,"url":"https://patchwork.plctlab.org/api/1.2/patches/201600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-2-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:08","name":"[01/14] s390: Lower severity of assembler syntax errors from fatal to error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-2-jremus@linux.ibm.com/mbox/"},{"id":201596,"url":"https://patchwork.plctlab.org/api/1.2/patches/201596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-3-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:09","name":"[02/14] s390: Enhance handling of syntax errors in assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-3-jremus@linux.ibm.com/mbox/"},{"id":201597,"url":"https://patchwork.plctlab.org/api/1.2/patches/201597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-4-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:10","name":"[03/14] s390: Do not erroneously use base operand value for length operand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-4-jremus@linux.ibm.com/mbox/"},{"id":201598,"url":"https://patchwork.plctlab.org/api/1.2/patches/201598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-5-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:11","name":"[04/14] s390: Correct setting of highgprs flag in ELF output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-5-jremus@linux.ibm.com/mbox/"},{"id":201599,"url":"https://patchwork.plctlab.org/api/1.2/patches/201599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-6-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:12","name":"[05/14] s390: Assemble processor specific test cases for their processor","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-6-jremus@linux.ibm.com/mbox/"},{"id":201603,"url":"https://patchwork.plctlab.org/api/1.2/patches/201603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-7-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:13","name":"[06/14] s390: Add comments to assembler operand parsing logic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-7-jremus@linux.ibm.com/mbox/"},{"id":201601,"url":"https://patchwork.plctlab.org/api/1.2/patches/201601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-8-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:14","name":"[07/14] s390: Add test cases for base/index register 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-8-jremus@linux.ibm.com/mbox/"},{"id":201607,"url":"https://patchwork.plctlab.org/api/1.2/patches/201607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-9-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-9-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:15","name":"[08/14] s390: Add test case for disassembler option warn-areg-zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-9-jremus@linux.ibm.com/mbox/"},{"id":201615,"url":"https://patchwork.plctlab.org/api/1.2/patches/201615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-10-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-10-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:16","name":"[09/14] s390: Revise s390-specific assembler option descriptions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-10-jremus@linux.ibm.com/mbox/"},{"id":201612,"url":"https://patchwork.plctlab.org/api/1.2/patches/201612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-11-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-11-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:17","name":"[10/14] s390: Warn when register name type does not match operand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-11-jremus@linux.ibm.com/mbox/"},{"id":201602,"url":"https://patchwork.plctlab.org/api/1.2/patches/201602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-12-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-12-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:18","name":"[11/14] s390: Print base register 0 as \"0\" in disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-12-jremus@linux.ibm.com/mbox/"},{"id":201613,"url":"https://patchwork.plctlab.org/api/1.2/patches/201613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-13-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-13-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:19","name":"[12/14] s390: Allow to explicitly omit base register operand in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-13-jremus@linux.ibm.com/mbox/"},{"id":201609,"url":"https://patchwork.plctlab.org/api/1.2/patches/201609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-14-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-14-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:20","name":"[13/14] s390: Provide operand number in assembler warning and error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-14-jremus@linux.ibm.com/mbox/"},{"id":201605,"url":"https://patchwork.plctlab.org/api/1.2/patches/201605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-15-jremus@linux.ibm.com/","msgid":"<20240215155821.4065623-15-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-15T15:58:21","name":"[14/14] s390: Be more verbose about missing operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215155821.4065623-15-jremus@linux.ibm.com/mbox/"},{"id":201817,"url":"https://patchwork.plctlab.org/api/1.2/patches/201817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215230421.2032627-1-hjl.tools@gmail.com/","msgid":"<20240215230421.2032627-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2024-02-15T23:04:21","name":"x86: Display -msse-check= default as none","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240215230421.2032627-1-hjl.tools@gmail.com/mbox/"},{"id":202017,"url":"https://patchwork.plctlab.org/api/1.2/patches/202017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com/","msgid":"<4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com>","list_archive_url":null,"date":"2024-02-16T09:46:24","name":"x86/APX: INV{EPT,PCID,VPID} are WIG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e598149-080b-4347-b6a2-ec4f2bb7ad52@suse.com/mbox/"},{"id":202018,"url":"https://patchwork.plctlab.org/api/1.2/patches/202018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57c348fd-5677-4350-9578-91d47552cc91@suse.com/","msgid":"<57c348fd-5677-4350-9578-91d47552cc91@suse.com>","list_archive_url":null,"date":"2024-02-16T09:47:05","name":"x86: also permit YMM/ZMM use in CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57c348fd-5677-4350-9578-91d47552cc91@suse.com/mbox/"},{"id":202019,"url":"https://patchwork.plctlab.org/api/1.2/patches/202019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3421256-b2a3-4a22-b3fc-eaad278ad721@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-16T09:47:49","name":"x86: document -moperand-check=","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f3421256-b2a3-4a22-b3fc-eaad278ad721@suse.com/mbox/"},{"id":202020,"url":"https://patchwork.plctlab.org/api/1.2/patches/202020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com/","msgid":"<36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com>","list_archive_url":null,"date":"2024-02-16T09:48:28","name":"[v2] x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/36c19d52-35e0-4c7e-9ac7-956f7efb2e6f@suse.com/mbox/"},{"id":202036,"url":"https://patchwork.plctlab.org/api/1.2/patches/202036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ea7548-e171-43ba-94c5-ffdb75be04cc@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-16T09:57:46","name":"[1/4] x86: rename vec_encoding and vex_encoding_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ea7548-e171-43ba-94c5-ffdb75be04cc@suse.com/mbox/"},{"id":202038,"url":"https://patchwork.plctlab.org/api/1.2/patches/202038/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com/","msgid":"<8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com>","list_archive_url":null,"date":"2024-02-16T09:58:14","name":"[2/4] x86/APX: respect {vex}/{vex3}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a7e7a43-37d4-425c-8166-6ba8b758f0f4@suse.com/mbox/"},{"id":202041,"url":"https://patchwork.plctlab.org/api/1.2/patches/202041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com/","msgid":"<74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com>","list_archive_url":null,"date":"2024-02-16T09:58:55","name":"[3/4] x86/APX: correct .insn opcode space determination when REX2 is needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74cf88e4-5b0d-40a3-9eb5-f0829ed490df@suse.com/mbox/"},{"id":202043,"url":"https://patchwork.plctlab.org/api/1.2/patches/202043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com/","msgid":"<263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com>","list_archive_url":null,"date":"2024-02-16T09:59:25","name":"[4/4] x86/APX: optimize certain XOR and SUB forms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/263f41dd-b7bf-42a5-92a4-3732c53e276e@suse.com/mbox/"},{"id":202106,"url":"https://patchwork.plctlab.org/api/1.2/patches/202106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc9Ux4E8KTGWpvTr@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-16T12:27:51","name":"PR27597, nios: assertion fail in nios2_elf32_install_imm16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Zc9Ux4E8KTGWpvTr@squeak.grove.modra.org/mbox/"},{"id":202129,"url":"https://patchwork.plctlab.org/api/1.2/patches/202129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216140501.1039645-1-hawkinsw@obs.cr/","msgid":"<20240216140501.1039645-1-hawkinsw@obs.cr>","list_archive_url":null,"date":"2024-02-16T14:04:58","name":"as: fix bpf expression parsing regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216140501.1039645-1-hawkinsw@obs.cr/mbox/"},{"id":202238,"url":"https://patchwork.plctlab.org/api/1.2/patches/202238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-2-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:15","name":"[1/7] kvx: gas: fix the detection of negative powers of 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-2-piannetta@kalrayinc.com/mbox/"},{"id":202239,"url":"https://patchwork.plctlab.org/api/1.2/patches/202239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-3-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:16","name":"[2/7] kvx: Improve lexing & parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-3-piannetta@kalrayinc.com/mbox/"},{"id":202241,"url":"https://patchwork.plctlab.org/api/1.2/patches/202241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-4-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:17","name":"[3/7] kvx: gas: fix leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-4-piannetta@kalrayinc.com/mbox/"},{"id":202431,"url":"https://patchwork.plctlab.org/api/1.2/patches/202431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-7-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-7-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:20","name":"[6/7] kvx: enable magic immediates for integer multiply-accumulate and CMOVE*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-7-piannetta@kalrayinc.com/mbox/"},{"id":202430,"url":"https://patchwork.plctlab.org/api/1.2/patches/202430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-8-piannetta@kalrayinc.com/","msgid":"<20240216164221.24165-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2024-02-16T16:42:21","name":"[7/7] kvx: gas: missing aliases for $r14r15 in assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240216164221.24165-8-piannetta@kalrayinc.com/mbox/"},{"id":202913,"url":"https://patchwork.plctlab.org/api/1.2/patches/202913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219070941.2254076-1-maskray@google.com/","msgid":"<20240219070941.2254076-1-maskray@google.com>","list_archive_url":null,"date":"2024-02-19T07:09:40","name":"sh: Make protected symbols local for FDPIC -shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219070941.2254076-1-maskray@google.com/mbox/"},{"id":203251,"url":"https://patchwork.plctlab.org/api/1.2/patches/203251/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219195159.21385-1-jose.marchesi@oracle.com/","msgid":"<20240219195159.21385-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2024-02-19T19:51:59","name":"[COMMITTED] bpf: gas: avoid UB in pointer subtraction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240219195159.21385-1-jose.marchesi@oracle.com/mbox/"},{"id":203371,"url":"https://patchwork.plctlab.org/api/1.2/patches/203371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220021106.3345192-1-fanpeng@loongson.cn/","msgid":"<20240220021106.3345192-1-fanpeng@loongson.cn>","list_archive_url":null,"date":"2024-02-20T02:11:06","name":"LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220021106.3345192-1-fanpeng@loongson.cn/mbox/"},{"id":203441,"url":"https://patchwork.plctlab.org/api/1.2/patches/203441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220061459.3353898-1-fanpeng@loongson.cn/","msgid":"<20240220061459.3353898-1-fanpeng@loongson.cn>","list_archive_url":null,"date":"2024-02-20T06:14:59","name":"LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220061459.3353898-1-fanpeng@loongson.cn/mbox/"},{"id":203727,"url":"https://patchwork.plctlab.org/api/1.2/patches/203727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-2-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:48","name":"[v4,1/9] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-2-ishitatsuyuki@gmail.com/mbox/"},{"id":203723,"url":"https://patchwork.plctlab.org/api/1.2/patches/203723/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-3-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:49","name":"[v4,2/9] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-3-ishitatsuyuki@gmail.com/mbox/"},{"id":203734,"url":"https://patchwork.plctlab.org/api/1.2/patches/203734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-4-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:50","name":"[v4,3/9] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-4-ishitatsuyuki@gmail.com/mbox/"},{"id":203721,"url":"https://patchwork.plctlab.org/api/1.2/patches/203721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-5-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:51","name":"[v4,4/9] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-5-ishitatsuyuki@gmail.com/mbox/"},{"id":203724,"url":"https://patchwork.plctlab.org/api/1.2/patches/203724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-6-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:52","name":"[v4,5/9] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-6-ishitatsuyuki@gmail.com/mbox/"},{"id":203729,"url":"https://patchwork.plctlab.org/api/1.2/patches/203729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-7-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-7-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:53","name":"[v4,6/9] RISC-V: Move STATIC_TLS handling into record_tls_type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-7-ishitatsuyuki@gmail.com/mbox/"},{"id":203722,"url":"https://patchwork.plctlab.org/api/1.2/patches/203722/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-8-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-8-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:54","name":"[v4,7/9] RISC-V: Unify TLS handling in check_relocs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-8-ishitatsuyuki@gmail.com/mbox/"},{"id":203728,"url":"https://patchwork.plctlab.org/api/1.2/patches/203728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-9-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-9-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:55","name":"[v4,8/9] RISC-V: Add elf_link_hash_entry to relax_func args.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-9-ishitatsuyuki@gmail.com/mbox/"},{"id":203725,"url":"https://patchwork.plctlab.org/api/1.2/patches/203725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-10-ishitatsuyuki@gmail.com/","msgid":"<20240220175556.304692-10-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2024-02-20T17:55:56","name":"[v4,9/9] RISC-V: Introduce TLSDESC relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240220175556.304692-10-ishitatsuyuki@gmail.com/mbox/"},{"id":203884,"url":"https://patchwork.plctlab.org/api/1.2/patches/203884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221033710.3611098-2-hau.hsu@sifive.com/","msgid":"<20240221033710.3611098-2-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-02-21T03:37:10","name":"[1/1] RISC-V: Add --march=help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221033710.3611098-2-hau.hsu@sifive.com/mbox/"},{"id":203941,"url":"https://patchwork.plctlab.org/api/1.2/patches/203941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdWS8M0xdmj1TNFJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T06:06:40","name":"Remove is_relocatable_executable from backend code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdWS8M0xdmj1TNFJ@squeak.grove.modra.org/mbox/"},{"id":204011,"url":"https://patchwork.plctlab.org/api/1.2/patches/204011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdW3p+kiCZ/AZhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T08:43:19","name":"Make is_relocatable_executable only affect dynamic section syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdW3p+kiCZ/AZhVz@squeak.grove.modra.org/mbox/"},{"id":204248,"url":"https://patchwork.plctlab.org/api/1.2/patches/204248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221145256.3118097-1-syq@gcc.gnu.org/","msgid":"<20240221145256.3118097-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-21T14:52:56","name":"[v6] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240221145256.3118097-1-syq@gcc.gnu.org/mbox/"},{"id":204459,"url":"https://patchwork.plctlab.org/api/1.2/patches/204459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdZuDfDPOToYAuRk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2024-02-21T21:41:33","name":"Leak in i386_elf_section_change_hook","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZdZuDfDPOToYAuRk@squeak.grove.modra.org/mbox/"},{"id":204577,"url":"https://patchwork.plctlab.org/api/1.2/patches/204577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222065128.3693606-1-syq@gcc.gnu.org/","msgid":"<20240222065128.3693606-1-syq@gcc.gnu.org>","list_archive_url":null,"date":"2024-02-22T06:51:28","name":"[v7] MIPS: Reject branch absolute relocs for PIC for linking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222065128.3693606-1-syq@gcc.gnu.org/mbox/"},{"id":204632,"url":"https://patchwork.plctlab.org/api/1.2/patches/204632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222091923.129502-1-xry111@xry111.site/","msgid":"<20240222091923.129502-1-xry111@xry111.site>","list_archive_url":null,"date":"2024-02-22T09:17:20","name":"LoongArch: Don'\''t falsely claim gold supported in toplevel configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222091923.129502-1-xry111@xry111.site/mbox/"},{"id":204743,"url":"https://patchwork.plctlab.org/api/1.2/patches/204743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222124232.2925221-1-mengqinggang@loongson.cn/","msgid":"<20240222124232.2925221-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2024-02-22T12:42:32","name":"[v2] LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222124232.2925221-1-mengqinggang@loongson.cn/mbox/"},{"id":204844,"url":"https://patchwork.plctlab.org/api/1.2/patches/204844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-2-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-2-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:15","name":"[1/9] x86: Remove unused SFrame CFI RA register variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-2-jremus@linux.ibm.com/mbox/"},{"id":204840,"url":"https://patchwork.plctlab.org/api/1.2/patches/204840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-3-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-3-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:16","name":"[2/9] aarch64: Align SFrame terminology in comments to specs and x86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-3-jremus@linux.ibm.com/mbox/"},{"id":204843,"url":"https://patchwork.plctlab.org/api/1.2/patches/204843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-4-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-4-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:17","name":"[3/9] sframe: Enhance comments for SFRAME_CFA_*_REG macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-4-jremus@linux.ibm.com/mbox/"},{"id":204839,"url":"https://patchwork.plctlab.org/api/1.2/patches/204839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-5-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-5-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:18","name":"[4/9] readelf/objdump: Dump SFrame CFA fixed FP and RA offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-5-jremus@linux.ibm.com/mbox/"},{"id":204842,"url":"https://patchwork.plctlab.org/api/1.2/patches/204842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-6-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-6-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:19","name":"[5/9] gas: Print DWARF call frame insn name in SFrame warning message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-6-jremus@linux.ibm.com/mbox/"},{"id":204841,"url":"https://patchwork.plctlab.org/api/1.2/patches/204841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-7-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-7-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:20","name":"[6/9] gas: Skip SFrame FDE if CFI specifies non-FP/SP base register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-7-jremus@linux.ibm.com/mbox/"},{"id":204847,"url":"https://patchwork.plctlab.org/api/1.2/patches/204847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-8-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-8-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:21","name":"[7/9] gas: Warn if SFrame FDE is skipped due to non-default return column","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-8-jremus@linux.ibm.com/mbox/"},{"id":204845,"url":"https://patchwork.plctlab.org/api/1.2/patches/204845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-9-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-9-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:22","name":"[8/9] gas: User readable warnings if SFrame FDE is not generated","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-9-jremus@linux.ibm.com/mbox/"},{"id":204846,"url":"https://patchwork.plctlab.org/api/1.2/patches/204846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-10-jremus@linux.ibm.com/","msgid":"<20240222160123.2554459-10-jremus@linux.ibm.com>","list_archive_url":null,"date":"2024-02-22T16:01:23","name":"[RFC,9/9] s390: Initial support to generate .sframe from CFI directives in assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240222160123.2554459-10-jremus@linux.ibm.com/mbox/"},{"id":205192,"url":"https://patchwork.plctlab.org/api/1.2/patches/205192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223044954.544990-1-vladimir.mezentsev@oracle.com/","msgid":"<20240223044954.544990-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2024-02-23T04:49:54","name":"gprofng: Add hardware counter profiling for the Ampere system","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223044954.544990-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":205202,"url":"https://patchwork.plctlab.org/api/1.2/patches/205202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223061728.1422484-1-hau.hsu@sifive.com/","msgid":"<20240223061728.1422484-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2024-02-23T06:17:28","name":"[v4] RISC-V: Add -march=help for gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20240223061728.1422484-1-hau.hsu@sifive.com/mbox/"},{"id":205314,"url":"https://patchwork.plctlab.org/api/1.2/patches/205314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d4f1b127-587d-486b-8f41-717dc8be9509@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:07:05","name":"[v3] x86: adjust which Dwarf2 register numbers to use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d4f1b127-587d-486b-8f41-717dc8be9509@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-02/mbox/"}]' + bundle_id=64 + git-pw bundle add 64 205315 +------------+---------------------------------------------------------------------------------------------+ | Property | Value | |------------+---------------------------------------------------------------------------------------------| | ID | 64 | | Name | binutils-gdb_2024-02 | | URL | https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2024-02/ | | Owner | patchwork-bot | | Project | binutils-gdb | | Public | True | | Patches | 195477 [COMMITTED] gprofng: Remove unused macros | | | 195495 x86: Disallow APX instruction with length > 15 bytes | | | 195583 [Committed] MAINTAINERS: Update my e-mail address. | | | 195608 MIPS: Support PCREL GOT access | | | 195614 [v3] MIPS: Support PCREL GOT access | | | 195673 gas: x86: ginsn: handle sub-QWORD ALU with imm and MOV ops correctly | | | 195780 x86: change type of Dwarf2 register numbers in register table | | | 195790 [1/2] x86/APX: VROUND{P,S}{S,D} encodings require AVX512{F,VL} | | | 195791 x86/APX: with REX2 map 1 doesn't "chain" to maps 2 or 3 | | | 195811 [v2] x86: Disallow instructions with length > 15 bytes | | | 195850 [v4] MIPS: Support PCREL GOT access | | | 195853 LoongArch: gas: Fix the types of symbols referred with %le_*_r in the symtab | | | 196080 gas: scfi: fix failing test on Solaris2 | | | 196407 [v2,1/2] LoongArch: Delete extra instructions when TLS type transition | | | 196406 [v2,2/2] LoongArch: Fix some test cases for TLS transition and relax | | | 196409 LoongArch: Fix the issue of excessive relocation generated by IE | | | 196442 LoongArch: Fix the bug of R_LARCH_AGLIN caused by discard section | | | 196611 RISC-V: Support B, Zaamo and Zalrsc extensions. | | | 196702 LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol | | | 196714 MIPS/Gas: Support .L/$ as the mark of local symbol | | | 197000 x86: Warn .insn instruction with length > 15 bytes | | | 197207 Link x86-64 mark-plt-1.so with --no-as-needed | | | 197324 [v2] x86: Warn .insn instruction with length > 15 bytes | | | 197512 x86-64: Add R_X86_64_CODE_6_GOTTPOFF | | | 197549 [v4] MIPS/Gas: Disallow branch to absolute address for PIC | | | 197880 memory leak in objdump disassemble_section | | | 197882 asan: NULL dereference in _bfd_mips_final_write_processing | | | 197896 [v2] x86-64: Add R_X86_64_CODE_6_GOTTPOFF | | | 197996 [v5] MIPS: Reject branch absolute relocs for PIC for linking | | | 198032 [Binutils] arm: Add support for Armv9.5-A | | | 198192 [V2] gas: scfi: fix failing test on Solaris2 | | | 198543 [v2] gdb/doc: fix several typos | | | 198570 PR31208, strip can break ELF alignment requirements | | | 198607 [1/1] RISC-V: Add support for XCVbitmanip extension in CV32E40Pv2 | | | 198720 PR 14962 testcase xcoff failure | | | 198764 SCFI: correct test names | | | 198776 x86: drop redundant Xmmword | | | 198777 x86: don't use VexWIG in SSE2AVX templates | | | 198778 x86/APX: drop stray IgnoreSize | | | 198779 x86: adjust which Dwarf2 register numbers to use | | | 198909 arc: Put DBNZ instruction to a separate class | | | 199035 [COMMITTED] PowerPC: Add support for Power11 options | | | 199037 [1/1] objdump: Add callx support for BPF CPU v1 | | | 199266 ld: Add -plugin-save-temps | | | 199730 Add support to readelf for the PT_OPENBSD_SYSCALLS segment type. | | | 199953 [v2,1/1] objdump, as: Add callx support for BPF CPU v1 | | | 200539 [v1,1/1,Binutils] aarch64: Fix the 2nd operand in gcsstr and gcssttr instructions. | | | 200728 s390-linux FAIL: pr22269-1 (static pie undefined weak) | | | 200900 [PUSHED] arc: Put DBNZ instruction to a separate class | | | 201000 [v3,1/1] objdump, as: Add callx support for BPF CPU v1 | | | 201146 [v4,1/1] objdump, as: Add callx support for BPF CPU v1 | | | 201229 PR30308, infinite recursion in i386_intel_simplify | | | 201258 PR28448, Memory leak in function add_symbols(plugin.c) | | | 201262 PR28448, Memory leak in function add_symbols(plugin.c) | | | 201600 [01/14] s390: Lower severity of assembler syntax errors from fatal to error | | | 201596 [02/14] s390: Enhance handling of syntax errors in assembler | | | 201597 [03/14] s390: Do not erroneously use base operand value for length operand | | | 201598 [04/14] s390: Correct setting of highgprs flag in ELF output | | | 201599 [05/14] s390: Assemble processor specific test cases for their processor | | | 201603 [06/14] s390: Add comments to assembler operand parsing logic | | | 201601 [07/14] s390: Add test cases for base/index register 0 | | | 201607 [08/14] s390: Add test case for disassembler option warn-areg-zero | | | 201615 [09/14] s390: Revise s390-specific assembler option descriptions | | | 201612 [10/14] s390: Warn when register name type does not match operand | | | 201602 [11/14] s390: Print base register 0 as "0" in disassembly | | | 201613 [12/14] s390: Allow to explicitly omit base register operand in assembly | | | 201609 [13/14] s390: Provide operand number in assembler warning and error messages | | | 201605 [14/14] s390: Be more verbose about missing operand type | | | 201817 x86: Display -msse-check= default as none | | | 202017 x86/APX: INV{EPT,PCID,VPID} are WIG | | | 202018 x86: also permit YMM/ZMM use in CFI directives | | | 202019 x86: document -moperand-check= | | | 202020 [v2] x86: adjust which Dwarf2 register numbers to use | | | 202036 [1/4] x86: rename vec_encoding and vex_encoding_* | | | 202038 [2/4] x86/APX: respect {vex}/{vex3} | | | 202041 [3/4] x86/APX: correct .insn opcode space determination when REX2 is needed | | | 202043 [4/4] x86/APX: optimize certain XOR and SUB forms | | | 202106 PR27597, nios: assertion fail in nios2_elf32_install_imm16 | | | 202129 as: fix bpf expression parsing regression | | | 202238 [1/7] kvx: gas: fix the detection of negative powers of 2 | | | 202239 [2/7] kvx: Improve lexing & parsing | | | 202241 [3/7] kvx: gas: fix leak | | | 202431 [6/7] kvx: enable magic immediates for integer multiply-accumulate and CMOVE* | | | 202430 [7/7] kvx: gas: missing aliases for $r14r15 in assembler. | | | 202913 sh: Make protected symbols local for FDPIC -shared | | | 203251 [COMMITTED] bpf: gas: avoid UB in pointer subtraction | | | 203371 LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all | | | 203441 LoongArch: Modify inconsistent behavior of ld with --unresolved-symbols=ignore-all | | | 203727 [v4,1/9] RISC-V: Fix local GOT and reloc size calculation for TLS. | | | 203723 [v4,2/9] RISC-V: Add TLSDESC reloc definitions. | | | 203734 [v4,3/9] RISC-V: Add assembly support for TLSDESC. | | | 203721 [v4,4/9] RISC-V: Define and use GOT entry size constants for TLS. | | | 203724 [v4,5/9] RISC-V: Initial ld.bfd support for TLSDESC. | | | 203729 [v4,6/9] RISC-V: Move STATIC_TLS handling into record_tls_type. | | | 203722 [v4,7/9] RISC-V: Unify TLS handling in check_relocs. | | | 203728 [v4,8/9] RISC-V: Add elf_link_hash_entry to relax_func args. | | | 203725 [v4,9/9] RISC-V: Introduce TLSDESC relaxation. | | | 203884 [1/1] RISC-V: Add --march=help | | | 203941 Remove is_relocatable_executable from backend code | | | 204011 Make is_relocatable_executable only affect dynamic section syms | | | 204248 [v6] MIPS: Reject branch absolute relocs for PIC for linking | | | 204459 Leak in i386_elf_section_change_hook | | | 204577 [v7] MIPS: Reject branch absolute relocs for PIC for linking | | | 204632 LoongArch: Don't falsely claim gold supported in toplevel configure | | | 204743 [v2] LoongArch: gas: Try to avoid R_LARCH_ALIGN associate with a symbol | | | 204844 [1/9] x86: Remove unused SFrame CFI RA register variable | | | 204840 [2/9] aarch64: Align SFrame terminology in comments to specs and x86 | | | 204843 [3/9] sframe: Enhance comments for SFRAME_CFA_*_REG macros | | | 204839 [4/9] readelf/objdump: Dump SFrame CFA fixed FP and RA offsets | | | 204842 [5/9] gas: Print DWARF call frame insn name in SFrame warning message | | | 204841 [6/9] gas: Skip SFrame FDE if CFI specifies non-FP/SP base register | | | 204847 [7/9] gas: Warn if SFrame FDE is skipped due to non-default return column | | | 204845 [8/9] gas: User readable warnings if SFrame FDE is not generated | | | 204846 [RFC,9/9] s390: Initial support to generate .sframe from CFI directives in assembler | | | 205192 gprofng: Add hardware counter profiling for the Ampere system | | | 205202 [v4] RISC-V: Add -march=help for gas | | | 205314 [v3] x86: adjust which Dwarf2 register numbers to use | | | 205315 [v2,1/4] x86/APX: respect {vex}/{vex3} | +------------+---------------------------------------------------------------------------------------------+ + git config pull.rebase false + git fetch origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD + git checkout master Switched to a new branch 'master' branch 'master' set up to track 'origin/master'. + git pull origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD Already up to date. + git fetch origin upstream-master From github.com:plctlab/patchwork-binutils-gdb * branch upstream-master -> FETCH_HEAD + git checkout upstream-master Switched to a new branch 'upstream-master' branch 'upstream-master' set up to track 'origin/upstream-master'. + git remote add upstream https://sourceware.org/git/binutils-gdb.git + git pull upstream master From https://sourceware.org/git/binutils-gdb * branch master -> FETCH_HEAD * [new branch] master -> upstream/master Already up to date. + git push -u origin upstream-master Everything up-to-date branch 'upstream-master' set up to track 'origin/upstream-master'. + git checkout master Switched to branch 'master' Your branch is up to date with 'origin/master'. + git merge upstream-master fatal: refusing to merge unrelated histories + git push -u origin master Everything up-to-date branch 'master' set up to track 'origin/master'. + branchname=series84486-patch205315 ++ git branch -a ++ grep 'series84486-patch205315$' + checkbranch= + checkbranchresult=null + '[' null = series84486-patch205315 ']' + git checkout -b series84486-patch205315 Switched to a new branch 'series84486-patch205315' ++ curl https://patchwork.plctlab.org/api/1.2/series/84486/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 3295 100 3295 0 0 94142 0 --:--:-- --:--:-- --:--:-- 94142 + series_response='{"id":84486,"url":"https://patchwork.plctlab.org/api/1.2/series/84486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=84486","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"x86/APX: misc adjustments","date":"2024-02-23T11:10:39","submitter":{"id":196,"url":"https://patchwork.plctlab.org/api/1.2/people/196/","name":"Jan Beulich","email":"jbeulich@suse.com"},"version":2,"total":4,"received_total":4,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/84486/mbox/","cover_letter":{"id":20857,"url":"https://patchwork.plctlab.org/api/1.2/covers/20857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/cover/f2703545-0917-4b7d-b172-35ef2748cce5@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:10:39","name":"[v2,0/4] x86/APX: misc adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/cover/f2703545-0917-4b7d-b172-35ef2748cce5@suse.com/mbox/"},"patches":[{"id":205315,"url":"https://patchwork.plctlab.org/api/1.2/patches/205315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:11:30","name":"[v2,1/4] x86/APX: respect {vex}/{vex3}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/"},{"id":205316,"url":"https://patchwork.plctlab.org/api/1.2/patches/205316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6709195-9fa8-481d-9a52-793f9e24c8cb@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:12:02","name":"[v2,2/4] x86/APX: correct .insn opcode space determination when REX2 is needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6709195-9fa8-481d-9a52-793f9e24c8cb@suse.com/mbox/"},{"id":205317,"url":"https://patchwork.plctlab.org/api/1.2/patches/205317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff9af77d-8d0f-4552-bd42-48c60188af49@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:12:24","name":"[v2,3/4] x86/APX: optimize certain XOR and SUB forms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff9af77d-8d0f-4552-bd42-48c60188af49@suse.com/mbox/"},{"id":205318,"url":"https://patchwork.plctlab.org/api/1.2/patches/205318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/79228e84-31d2-4801-a014-daf451949637@suse.com/","msgid":"<79228e84-31d2-4801-a014-daf451949637@suse.com>","list_archive_url":null,"date":"2024-02-23T11:13:03","name":"[v2,4/4] x86/APX: honor -mevexwig= for byte-size insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/79228e84-31d2-4801-a014-daf451949637@suse.com/mbox/"}]}' ++ echo '{"id":84486,"url":"https://patchwork.plctlab.org/api/1.2/series/84486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=84486","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"x86/APX: misc adjustments","date":"2024-02-23T11:10:39","submitter":{"id":196,"url":"https://patchwork.plctlab.org/api/1.2/people/196/","name":"Jan Beulich","email":"jbeulich@suse.com"},"version":2,"total":4,"received_total":4,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/84486/mbox/","cover_letter":{"id":20857,"url":"https://patchwork.plctlab.org/api/1.2/covers/20857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/cover/f2703545-0917-4b7d-b172-35ef2748cce5@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:10:39","name":"[v2,0/4] x86/APX: misc adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/cover/f2703545-0917-4b7d-b172-35ef2748cce5@suse.com/mbox/"},"patches":[{"id":205315,"url":"https://patchwork.plctlab.org/api/1.2/patches/205315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:11:30","name":"[v2,1/4] x86/APX: respect {vex}/{vex3}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/"},{"id":205316,"url":"https://patchwork.plctlab.org/api/1.2/patches/205316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6709195-9fa8-481d-9a52-793f9e24c8cb@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:12:02","name":"[v2,2/4] x86/APX: correct .insn opcode space determination when REX2 is needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6709195-9fa8-481d-9a52-793f9e24c8cb@suse.com/mbox/"},{"id":205317,"url":"https://patchwork.plctlab.org/api/1.2/patches/205317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff9af77d-8d0f-4552-bd42-48c60188af49@suse.com/","msgid":"","list_archive_url":null,"date":"2024-02-23T11:12:24","name":"[v2,3/4] x86/APX: optimize certain XOR and SUB forms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ff9af77d-8d0f-4552-bd42-48c60188af49@suse.com/mbox/"},{"id":205318,"url":"https://patchwork.plctlab.org/api/1.2/patches/205318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/79228e84-31d2-4801-a014-daf451949637@suse.com/","msgid":"<79228e84-31d2-4801-a014-daf451949637@suse.com>","list_archive_url":null,"date":"2024-02-23T11:13:03","name":"[v2,4/4] x86/APX: honor -mevexwig= for byte-size insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/79228e84-31d2-4801-a014-daf451949637@suse.com/mbox/"}]}' ++ jq '.patches[] | (.id|tostring) + "," + .mbox' + patchid_patchurl='"205315,https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/" "205316,https://patchwork.plctlab.org/project/binutils-gdb/patch/f6709195-9fa8-481d-9a52-793f9e24c8cb@suse.com/mbox/" "205317,https://patchwork.plctlab.org/project/binutils-gdb/patch/ff9af77d-8d0f-4552-bd42-48c60188af49@suse.com/mbox/" "205318,https://patchwork.plctlab.org/project/binutils-gdb/patch/79228e84-31d2-4801-a014-daf451949637@suse.com/mbox/"' + echo '"205315,https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/" "205316,https://patchwork.plctlab.org/project/binutils-gdb/patch/f6709195-9fa8-481d-9a52-793f9e24c8cb@suse.com/mbox/" "205317,https://patchwork.plctlab.org/project/binutils-gdb/patch/ff9af77d-8d0f-4552-bd42-48c60188af49@suse.com/mbox/" "205318,https://patchwork.plctlab.org/project/binutils-gdb/patch/79228e84-31d2-4801-a014-daf451949637@suse.com/mbox/"' + IFS=, + read -r series_patch_id series_patch_url ++ echo '"205315' ++ sed 's/"//g' + series_patch_id=205315 ++ echo 'https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/"' ++ sed 's/"//g' + series_patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++ git rev-parse HEAD + commitid_before=324998b47364528f407666512015370c12ab83a1 + eval '+++ declare -p bout bret declare -- bout="Applying: x86/APX: respect {vex}/{vex3} error: sha1 information is lacking or useless (gas/config/tc-i386.c). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 x86/APX: respect {vex}/{vex3} When you have resolved this problem, run \"git am --continue\". If you prefer to skip this patch, run \"git am --skip\" instead. To restore the original branch and stop patching, run \"git am --abort\"." declare -- bret="128" ++ berr='\''++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 31390 100 31390 0 0 625k 0 --:--:-- --:--:-- --:--:-- 625k +++ bout='\''\'\'''\''Applying: x86/APX: respect {vex}/{vex3} error: sha1 information is lacking or useless (gas/config/tc-i386.c). error: could not build fake ancestor hint: Use '\''\'\'''\''\'\''\'\'''\'''\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\''\'\''\'\'''\'''\''\'\'''\'' to see the failed patch Patch failed at 0001 x86/APX: respect {vex}/{vex3} When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\''\'\'''\'' +++ bret=128'\'' ++ declare -p berr declare -- berr="++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 31390 100 31390 0 0 625k 0 --:--:-- --:--:-- --:--:-- 625k +++ bout='\''Applying: x86/APX: respect {vex}/{vex3} error: sha1 information is lacking or useless (gas/config/tc-i386.c). error: could not build fake ancestor hint: Use '\''\\'\'''\''git am --show-current-patch=diff'\''\\'\'''\'' to see the failed patch Patch failed at 0001 x86/APX: respect {vex}/{vex3} When you have resolved this problem, run \"git am --continue\". If you prefer to skip this patch, run \"git am --skip\" instead. To restore the original branch and stop patching, run \"git am --abort\".'\'' +++ bret=128"' ++ +++ declare -p bout bret /tmp/jenkins11415605678378363250.sh: line 124: +++: command not found ++ declare -- 'bout=Applying: x86/APX: respect {vex}/{vex3} error: sha1 information is lacking or useless (gas/config/tc-i386.c). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 x86/APX: respect {vex}/{vex3} When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".' ++ declare -- bret=128 ++ ++ 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 31390 100 31390 0 0 625k 0 --:--:-- --:--:-- --:--:-- 625k +++ bout='\''Applying: x86/APX: respect {vex}/{vex3} error: sha1 information is lacking or useless (gas/config/tc-i386.c). error: could not build fake ancestor hint: Use '\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\'' to see the failed patch Patch failed at 0001 x86/APX: respect {vex}/{vex3} When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\'' +++ bret=128' /tmp/jenkins11415605678378363250.sh: line 149: ++: command not found ++ ++ declare -p berr /tmp/jenkins11415605678378363250.sh: line 150: ++: command not found ++ declare -- 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 31390 100 31390 0 0 625k 0 --:--:-- --:--:-- --:--:-- 625k +++ bout='\''Applying: x86/APX: respect {vex}/{vex3} error: sha1 information is lacking or useless (gas/config/tc-i386.c). error: could not build fake ancestor hint: Use '\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\'' to see the failed patch Patch failed at 0001 x86/APX: respect {vex}/{vex3} When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\'' +++ bret=128' ++ git rev-parse HEAD + commitid_after=324998b47364528f407666512015370c12ab83a1 + '[' 128 = 0 ']' + [[ ++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 31390 100 31390 0 0 625k 0 --:--:-- --:--:-- --:--:-- 625k +++ bout='Applying: x86/APX: respect {vex}/{vex3} error: sha1 information is lacking or useless (gas/config/tc-i386.c). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 x86/APX: respect {vex}/{vex3} When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".' +++ bret=128 =~ sha1 information is lacking or useless ]] + submit_check warning Unresolved https://patchwork.plctlab.org/jenkins/job/binutils-gdb/3328/consoleText 'Git am fail log' + check_state=warning + patch_state=Unresolved + repo_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/3328/consoleText + DESCRIPTION='Git am fail log' + curl -X POST -H 'Authorization: Token [*******]' -F state=warning -F target_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/3328/consoleText -F context=binutils-gdb-check -F 'description=Git am fail log' https://patchwork.plctlab.org/api/patches/205315/checks/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 980 100 434 100 546 6382 8029 --:--:-- --:--:-- --:--:-- 14411 {"id":19900,"url":"https://patchwork.plctlab.org/api/patches/205315/checks/19900/","user":{"id":1,"url":"https://patchwork.plctlab.org/api/users/1/","username":"snail","first_name":"","last_name":"","email":"wangliu@iscas.ac.cn"},"date":"2024-02-23T11:16:50.133779","state":"warning","target_url":"https://patchwork.plctlab.org/jenkins/job/binutils-gdb/3328/consoleText","context":"binutils-gdb-check","description":"Git am fail log"}+ curl -X PATCH -H 'Authorization: Token [*******]' -F state=Unresolved https://patchwork.plctlab.org/api/1.2/patches/205315/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0{"id":205315,"url":"https://patchwork.plctlab.org/api/1.2/patches/205315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"","list_archive_url":null,"date":"2024-02-23T11:11:30","name":"[v2,1/4] x86/APX: respect {vex}/{vex3}","commit_ref":null,"pull_url":null,"state":"unresolved","archived":false,"hash":"f547ba8fe6751019259c8f91b8642719871b435d","submitter":{"id":196,"url":"https://patchwork.plctlab.org/api/1.2/people/196/","name":"Jan Beulich","email":"jbeulich@suse.com"},"delegate":null,"mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eda5a74e-1d44-47dd-8546-ff6004e91271@suse.com/mbox/","series":[{"id":84486,"url":"https://patchwork.plctlab.org/api/1.2/series/84486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=84486","date":"2024-02-23T11:10:39","name":"x86/APX: misc adjustments","version":2,"mbox":"https://patchwork.plctlab.org/series/84486/mbox/"}],"comments":"https://patchwork.plctlab.org/api/patches/205315/comments/","check":"warning","checks":"https://patchwork.plctlab.org/api/patches/205315/checks/","tags":{},"headers":{"Return-Path":"","Delivered-To":["ouuuleilei@gmail.com","binutils@sourceware.org"],"Received":["by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id\n bq27csp512366dyb;\n Fri, 23 Feb 2024 03:11:48 -0800 (PST)","from server2.sourceware.org (server2.sourceware.org. [8.43.85.97])\n by mx.google.com with ESMTPS id\n s13-20020ac8758d000000b0042dfc37f370si12571321qtq.197.2024.02.23.03.11.47\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 23 Feb 2024 03:11:47 -0800 (PST)","from server2.sourceware.org (localhost [IPv6:::1])\n\tby sourceware.org (Postfix) with ESMTP id 5120C385800E\n\tfor ; Fri, 23 Feb 2024 11:11:47 +0000 (GMT)","from mail-ej1-x62f.google.com (mail-ej1-x62f.google.com\n [IPv6:2a00:1450:4864:20::62f])\n by sourceware.org (Postfix) with ESMTPS id 669F538582A4\n for ; Fri, 23 Feb 2024 11:11:33 +0000 (GMT)","by mail-ej1-x62f.google.com with SMTP id\n a640c23a62f3a-a3e7f7b3d95so80142866b.3\n for ; Fri, 23 Feb 2024 03:11:33 -0800 (PST)","from [10.156.60.236] (ip-037-024-206-209.um08.pools.vodafone-ip.de.\n [37.24.206.209]) by smtp.gmail.com with ESMTPSA id\n ps2-20020a170906bf4200b00a3f20a8d2f6sm2836017ejb.112.2024.02.23.03.11.31\n (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n Fri, 23 Feb 2024 03:11:31 -0800 (PST)"],"X-Forwarded-Encrypted":"i=3;\n AJvYcCVeg/b/x9x7du/tpvwTZ1QOjR7lhh3I4zVwtHxVLOF9LhVct5GK0y4chJAScQMT7zG2bfx8fX6uJzaMMyG3+w1KoNP1rA==","X-Google-Smtp-Source":"\n AGHT+IHDhWc6h7x+kmYgIGRJQgt6BcyZPcL7jslTj22yMuk1xgFxc6m31pQVgPrtWQkt6EDFGuHR","X-Received":["by 2002:a05:622a:190b:b0:42d:ae83:e319 with SMTP id\n w11-20020a05622a190b00b0042dae83e319mr1787343qtc.18.1708686707706;\n Fri, 23 Feb 2024 03:11:47 -0800 (PST)","by 2002:a17:906:1710:b0:a3e:f4c9:b90c with SMTP id\n c16-20020a170906171000b00a3ef4c9b90cmr1178417eje.64.1708686691899;\n Fri, 23 Feb 2024 03:11:31 -0800 (PST)"],"ARC-Seal":["i=2; a=rsa-sha256; t=1708686707; cv=pass;\n d=google.com; s=arc-20160816;\n b=EEgl6LM2FuQw/PSyBEU8jpWGdl65CrZWqNEp58lnBw3WGo+OfsiNtUs/wvfEe3GKsx\n IqXuPO31FxMNoS+FKGXcQdKpmgwD1Ah8ow6SYCDE4QluDExZXm3exiRAmdIaJO5z34d8\n UBviAS9hHzGkTlQ0Gg8fbCV+Wq11Ihh9ckg8BX/pKuBVMAszhZWW4H5hGs95+zyztfIN\n wshAnJ1EjiAASwMXawoXknWElrsNoicr8cAwHU1Lepvz66Kj74AuFL9PbeXjU8WN+Nas\n EnnQ2BBa0sx1apmLEWCYc/0ZB62wc1lDgzUvR2wzi8k+ufvp3BFJX0WNradJ/B3zWvWJ\n lGTA==","i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1708686697; cv=none;\n b=aViOO1k7HPsr/oJb70V1RQrgTqq+GfX6Js667CSTMqvJIAnOZFyXAkXt4U7qqcVZVp8Uz6gF1KWZz3CVAEpwYNFY7Wmv+XX5tUIVlT2h4a4u+Twd3+D46etx/kUhRzYOXLsEnsAPK1TRaadkNQkzPLWtFl7tbC4nrxBkvTezcqA="],"ARC-Message-Signature":["i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;\n s=arc-20160816;\n h=errors-to:list-subscribe:list-help:list-post:list-archive\n :list-unsubscribe:list-id:precedence:content-transfer-encoding\n :in-reply-to:autocrypt:references:cc:to:from:content-language\n :subject:user-agent:mime-version:date:message-id:dkim-signature\n :arc-filter:dmarc-filter:delivered-to;\n bh=InXRxv07IJOnZ04sjat+bqrdTcpHFa/O1trlDvaZaLc=;\n fh=2DbSPqOhyO7CNtGa024QKgSiHKlKGVt2h+1rlgWLnZI=;\n b=PqKgegj1Lc5ebYDM73ElysBR9KHmnskLTI1Q8sIQdFSXO7pL3WJ6ZGUoD2obOmhZMT\n q8dmDH04qyv8i3rjQhwHo/fPC7asC2wVxsiCffwVO6Lv0RYmyE0CL2++Lh/PCUXq2nT8\n AvFpvljfwz2MbP3AYobpRRkfGxtx17S6FE+b76m9771tWoafNkhl+tHAbPTOdHKkkDBj\n kXaemDzvysIhZo+WghoNb4zY65YgDmx1eYlVEpXUV1F/2s3sKV0odsqLNESTv9xhsKDL\n 41wqSw/NAVQRsZYeqiXsxu64DyBU0lybDNaMC36bjN/IM342+JdzMHdcjEjPIZ2004cg\n PqBg==;\n dara=google.com","i=1; a=rsa-sha256; d=sourceware.org; s=key;\n t=1708686697; c=relaxed/simple;\n bh=PJ7MJlglvofQ2wO9rAwrZeaFWNAwRZIw39N06nr7AhE=;\n h=DKIM-Signature:Message-ID:Date:MIME-Version:Subject:From:To;\n b=rIS7kG0TtCvbG0NLwGcZlSBQdR3D11PZv/q0ElZv2KOE9b5DttK8JgS/jm0XfgU1mtHw5mxfctF/wmuyjB/5NzFkbeorWTVzabXKutP01aacZrJfEkGxU0NR6HmotLrQc2aInhissVMVbsdOfezIWbqJFPl//Wds7kcC6z0jXIA="],"ARC-Authentication-Results":["i=2; mx.google.com;\n dkim=pass header.i=@suse.com header.s=google header.b=TqgNSVCe;\n arc=pass (i=1);\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=suse.com","i=1; server2.sourceware.org"],"Received-SPF":"pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender) client-ip=8.43.85.97;","Authentication-Results":["mx.google.com;\n dkim=pass header.i=@suse.com header.s=google header.b=TqgNSVCe;\n arc=pass (i=1);\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=suse.com","sourceware.org; dmarc=pass (p=quarantine dis=none)\n header.from=suse.com","sourceware.org; spf=pass smtp.mailfrom=suse.com","server2.sourceware.org;\n arc=none smtp.remote-ip=2a00:1450:4864:20::62f"],"X-Original-To":"binutils@sourceware.org","DMARC-Filter":"OpenDMARC Filter v1.4.2 sourceware.org 669F538582A4","ARC-Filter":"OpenARC Filter v1.0.0 sourceware.org 669F538582A4","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=suse.com; s=google; t=1708686692; x=1709291492; darn=sourceware.org;\n h=content-transfer-encoding:in-reply-to:autocrypt:references:cc:to\n :from:content-language:subject:user-agent:mime-version:date\n :message-id:from:to:cc:subject:date:message-id:reply-to;\n bh=InXRxv07IJOnZ04sjat+bqrdTcpHFa/O1trlDvaZaLc=;\n b=TqgNSVCeTPExHiIXMLAukemzV+9CfPsQh01HZ3us1UqPHkhdBew6l+H0XROBhdVtgK\n WPFep2rrPGjFg6oYPMc4POEoBMntJytXx5qzaIcm1sd6FHN4HvITa6oiccM1OWtPcgH7\n jk11cC8WldrnijAtlwbx696oGAhAUEcU2f49TeuVEztDqogdAqRmeNBx0lT1BauZlS2I\n OSQ0FV/cMc7lU26foTvElpaNghU2LHUkypc8JI8TEENm470CjkdlmjfTxjl6A6SYTfLE\n OdthZTagL7YHPPI9Cl59MXZWmW+keJ4+IkJWELQ3djRL3pfzr6UY2uA5u0xqqwHW1g6j\n mcQQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1708686692; x=1709291492;\n h=content-transfer-encoding:in-reply-to:autocrypt:references:cc:to\n :from:content-language:subject:user-agent:mime-version:date\n :message-id:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=InXRxv07IJOnZ04sjat+bqrdTcpHFa/O1trlDvaZaLc=;\n b=KB5kErRz/oou76RVWMiZ7Btkr5cMuC2m6SPDJjI1jZTxSp2x1Cw25XrxSqv0XGiMej\n SeFNoC5U9STkVj9dvcJMFOWBMFRe+si00RtjH9ohtJ++9bjDjDL8k0y5spBlhhkFJUqB\n Y9J8iG/acgDYpg21oQ72DHFzUNEETCnISVV8USSaTDDIWJNlvdzI2uTv+uG8HSwlyBSI\n U8s4J2A2XHx1zUE50Nk/8/yoI1Mf3zjQQ+sVpuNMOq7hBmykeeulgxqMz/PYYvSVzxfJ\n u0l3tvLeQBsTfu/pMcmIiflewHIraBp4leeKeueZE9F39DgiNDxjCDUMM1mrh3SRt1CH\n VyYQ==","X-Gm-Message-State":"AOJu0YxQSmYCKsD377o86iU9TbKFS2Jszq4FACSwZeClHro1s2mEhn5l\n QuJQ7NmGm1kjTuHjRg2Xz/CByLhKZObHiFq2emorYILNyOuoHSiBAEhPyRXWsa80I01Tvkv3jME\n =","Message-ID":"","Date":"Fri, 23 Feb 2024 12:11:30 +0100","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Subject":"[PATCH v2 1/4] x86/APX: respect {vex}/{vex3}","Content-Language":"en-US","From":"Jan Beulich ","To":"Binutils ","Cc":"\"H.J. Lu\" , Lili Cui ","References":"","Autocrypt":"addr=jbeulich@suse.com; keydata=\n xsDiBFk3nEQRBADAEaSw6zC/EJkiwGPXbWtPxl2xCdSoeepS07jW8UgcHNurfHvUzogEq5xk\n hu507c3BarVjyWCJOylMNR98Yd8VqD9UfmX0Hb8/BrA+Hl6/DB/eqGptrf4BSRwcZQM32aZK\n 7Pj2XbGWIUrZrd70x1eAP9QE3P79Y2oLrsCgbZJfEwCgvz9JjGmQqQkRiTVzlZVCJYcyGGsD\n /0tbFCzD2h20ahe8rC1gbb3K3qk+LpBtvjBu1RY9drYk0NymiGbJWZgab6t1jM7sk2vuf0Py\n O9Hf9XBmK0uE9IgMaiCpc32XV9oASz6UJebwkX+zF2jG5I1BfnO9g7KlotcA/v5ClMjgo6Gl\n MDY4HxoSRu3i1cqqSDtVlt+AOVBJBACrZcnHAUSuCXBPy0jOlBhxPqRWv6ND4c9PH1xjQ3NP\n nxJuMBS8rnNg22uyfAgmBKNLpLgAGVRMZGaGoJObGf72s6TeIqKJo/LtggAS9qAUiuKVnygo\n 3wjfkS9A3DRO+SpU7JqWdsveeIQyeyEJ/8PTowmSQLakF+3fote9ybzd880fSmFuIEJldWxp\n Y2ggPGpiZXVsaWNoQHN1c2UuY29tPsJgBBMRAgAgBQJZN5xEAhsDBgsJCAcDAgQVAggDBBYC\n AwECHgECF4AACgkQoDSui/t3IH4J+wCfQ5jHdEjCRHj23O/5ttg9r9OIruwAn3103WUITZee\n e7Sbg12UgcQ5lv7SzsFNBFk3nEQQCACCuTjCjFOUdi5Nm244F+78kLghRcin/awv+IrTcIWF\n hUpSs1Y91iQQ7KItirz5uwCPlwejSJDQJLIS+QtJHaXDXeV6NI0Uef1hP20+y8qydDiVkv6l\n IreXjTb7DvksRgJNvCkWtYnlS3mYvQ9NzS9PhyALWbXnH6sIJd2O9lKS1Mrfq+y0IXCP10eS\n FFGg+Av3IQeFatkJAyju0PPthyTqxSI4lZYuJVPknzgaeuJv/2NccrPvmeDg6Coe7ZIeQ8Yj\n t0ARxu2xytAkkLCel1Lz1WLmwLstV30g80nkgZf/wr+/BXJW/oIvRlonUkxv+IbBM3dX2OV8\n AmRv1ySWPTP7AAMFB/9PQK/VtlNUJvg8GXj9ootzrteGfVZVVT4XBJkfwBcpC/XcPzldjv+3\n HYudvpdNK3lLujXeA5fLOH+Z/G9WBc5pFVSMocI71I8bT8lIAzreg0WvkWg5V2WZsUMlnDL9\n mpwIGFhlbM3gfDMs7MPMu8YQRFVdUvtSpaAs8OFfGQ0ia3LGZcjA6Ik2+xcqscEJzNH+qh8V\n m5jjp28yZgaqTaRbg3M/+MTbMpicpZuqF4rnB0AQD12/3BNWDR6bmh+EkYSMcEIpQmBM51qM\n EKYTQGybRCjpnKHGOxG0rfFY1085mBDZCH5Kx0cl0HVJuQKC+dV2ZY5AqjcKwAxpE75MLFkr\n wkkEGBECAAkFAlk3nEQCGwwACgkQoDSui/t3IH7nnwCfcJWUDUFKdCsBH/E5d+0ZnMQi+G0A\n nAuWpQkjM1ASeQwSHEeAWPgskBQL","In-Reply-To":"","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"7bit","X-Spam-Status":"No, score=-3025.5 required=5.0 tests=BAYES_00, DKIM_SIGNED,\n DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,\n SPF_NONE, TXREP,\n T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6","X-Spam-Checker-Version":"SpamAssassin 3.4.6 (2021-04-09) on\n server2.sourceware.org","X-BeenThere":"binutils@sourceware.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Binutils mailing list ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"binutils-bounces+ouuuleilei=gmail.com@sourceware.org","X-getmail-retrieved-from-mailbox":"INBOX","X-GMAIL-THRID":"1791687872800191270","X-GMAIL-MSGID":"1791687872800191270"},"content":"Even when an EVEX encoding is available, use of such a prefix ought to\nbe respected (resulting in an error) rather than ignored. As requested\nduring review already, introduce a new encoding enumerator to record use\nof eGPR-s, and update state transitions accordingly.\n\nThe optimize_encoding() change also addresses an internal assembler\nerror that was previously raised when respective memory operands used\neGPR-s for addressing.\n\nWhile this results in a change of diagnostic issued for VEX-encoded\ninsns, the new one is at least no worse than the prior one.\n---\nQuestion is whether for the state transitions we want to introduce a\ncouple of helper functions: check_register() has duplicates each of\nwhat RC_SAE_specifier() and check_VecOperations() also do.\n---\nv2: Add comments in testcase.","diff":"--- a/gas/config/tc-i386.c\n+++ b/gas/config/tc-i386.c\n@@ -439,9 +439,6 @@ struct _i386_insn\n /* Prefer the REX2 prefix in encoding. */\n bool rex2_encoding;\n \n- /* Need to use an Egpr capable encoding (REX2 or EVEX). */\n- bool has_egpr;\n-\n /* Disable instruction size optimization. */\n bool no_optimize;\n \n@@ -451,6 +448,7 @@ struct _i386_insn\n \tencoding_default = 0,\n \tencoding_vex,\n \tencoding_vex3,\n+\tencoding_egpr, /* REX2 or EVEX. */\n \tencoding_evex,\n \tencoding_evex512,\n \tencoding_error\n@@ -1887,7 +1885,7 @@ static INLINE bool need_evex_encoding (c\n {\n return i.encoding == encoding_evex\n \t|| i.encoding == encoding_evex512\n-\t|| (t->opcode_modifier.vex && i.has_egpr)\n+\t|| (t->opcode_modifier.vex && i.encoding == encoding_egpr)\n \t|| i.mask.reg;\n }\n \n@@ -2489,7 +2487,8 @@ static INLINE int\n fits_in_imm4 (offsetT num)\n {\n /* Despite the name, check for imm3 if we're dealing with EVEX. */\n- return (num & (i.encoding != encoding_evex ? 0xf : 7)) == num;\n+ return (num & (i.encoding != encoding_evex\n+\t\t && i.encoding != encoding_egpr ? 0xf : 7)) == num;\n }\n \n static i386_operand_type\n@@ -4837,6 +4836,7 @@ optimize_encoding (void)\n \t }\n }\n else if (i.encoding != encoding_evex\n+\t && i.encoding != encoding_egpr\n \t && !i.types[0].bitfield.zmmword\n \t && !i.types[1].bitfield.zmmword\n \t && !i.mask.reg\n@@ -6839,10 +6839,13 @@ md_assemble (char *line)\n if (optimize && !i.no_optimize && i.tm.opcode_modifier.optimize)\n optimize_encoding ();\n \n- /* Past optimization there's no need to distinguish encoding_evex and\n- encoding_evex512 anymore. */\n+ /* Past optimization there's no need to distinguish encoding_evex,\n+ encoding_evex512, and encoding_egpr anymore. */\n if (i.encoding == encoding_evex512)\n i.encoding = encoding_evex;\n+ else if (i.encoding == encoding_egpr)\n+ i.encoding = is_any_vex_encoding (&i.tm) ? encoding_evex\n+\t\t\t\t\t : encoding_default;\n \n if (use_unaligned_vector_move)\n encode_with_unaligned_vector_move ();\n@@ -8277,27 +8280,42 @@ VEX_check_encoding (const insn_template\n return 1;\n }\n \n- if (i.encoding == encoding_evex\n- || i.encoding == encoding_evex512)\n+ switch (i.encoding)\n {\n+ case encoding_default:\n+ break;\n+\n+ case encoding_vex:\n+ case encoding_vex3:\n+ /* This instruction must be encoded with VEX prefix. */\n+ if (!t->opcode_modifier.vex)\n+\t{\n+\t i.error = no_vex_encoding;\n+\t return 1;\n+\t}\n+ break;\n+\n+ case encoding_evex:\n+ case encoding_evex512:\n /* This instruction must be encoded with EVEX prefix. */\n if (!t->opcode_modifier.evex)\n \t{\n \t i.error = no_evex_encoding;\n \t return 1;\n \t}\n- return 0;\n- }\n+ break;\n \n- if (!t->opcode_modifier.vex)\n- {\n- /* This instruction template doesn't have VEX prefix. */\n- if (i.encoding != encoding_default)\n+ case encoding_egpr:\n+ /* This instruction must be encoded with REX2 or EVEX prefix. */\n+ if (t->opcode_modifier.vex && !t->opcode_modifier.evex)\n \t{\n-\t i.error = no_vex_encoding;\n+\t i.error = no_evex_encoding;\n \t return 1;\n \t}\n- return 0;\n+ break;\n+\n+ default:\n+ abort ();\n }\n \n return 0;\n@@ -12896,6 +12914,19 @@ s_insn (int dummy ATTRIBUTE_UNUSED)\n if (i.encoding == encoding_evex512)\n \ti.encoding = encoding_evex;\n \n+ if (i.encoding == encoding_egpr)\n+\t{\n+\t if (vex || xop)\n+\t {\n+\t as_bad (_(\"eGPR use conflicts with encoding specifier\"));\n+\t goto done;\n+\t }\n+\t if (evex)\n+\t i.encoding = encoding_evex;\n+\t else\n+\t i.encoding = encoding_default;\n+\t}\n+\n /* Are we to emit ModR/M encoding? */\n if (!i.short_form\n \t && (i.mem_operands\n@@ -13340,11 +13371,18 @@ RC_SAE_specifier (const char *pstr)\n \t return NULL;\n \t }\n \n-\t if (i.encoding == encoding_default)\n-\t i.encoding = encoding_evex512;\n-\t else if (i.encoding != encoding_evex\n-\t\t && i.encoding != encoding_evex512)\n-\t return NULL;\n+\t switch (i.encoding)\n+\t {\n+\t case encoding_default:\n+\t case encoding_egpr:\n+\t i.encoding = encoding_evex512;\n+\t break;\n+\t case encoding_evex:\n+\t case encoding_evex512:\n+\t break;\n+\t default:\n+\t return NULL;\n+\t }\n \n \t i.rounding.type = RC_NamesTable[j].type;\n \n@@ -13405,11 +13443,18 @@ check_VecOperations (char *op_string)\n \t\t}\n \t op_string++;\n \n-\t if (i.encoding == encoding_default)\n-\t\ti.encoding = encoding_evex;\n-\t else if (i.encoding != encoding_evex\n-\t\t && i.encoding != encoding_evex512)\n-\t\tgoto unknown_vec_op;\n+\t switch (i.encoding)\n+\t\t{\n+\t\tcase encoding_default:\n+\t\tcase encoding_egpr:\n+\t\t i.encoding = encoding_evex;\n+\t\t break;\n+\t\tcase encoding_evex:\n+\t\tcase encoding_evex512:\n+\t\t break;\n+\t\tdefault:\n+\t\t goto unknown_vec_op;\n+\t\t}\n \n \t i.broadcast.type = bcst_type;\n \t i.broadcast.operand = this_operand;\n@@ -15676,11 +15721,19 @@ static bool check_register (const reg_en\n if (vector_size < VSZ512)\n \treturn false;\n \n- if (i.encoding == encoding_default)\n-\ti.encoding = encoding_evex512;\n- else if (i.encoding != encoding_evex\n-\t && i.encoding != encoding_evex512)\n-\ti.encoding = encoding_error;\n+ switch (i.encoding)\n+\t{\n+\tcase encoding_default:\n+\tcase encoding_egpr:\n+\t i.encoding = encoding_evex512;\n+\t break;\n+\tcase encoding_evex:\n+\tcase encoding_evex512:\n+\t break;\n+\tdefault:\n+\t i.encoding = encoding_error;\n+\t break;\n+\t}\n }\n \n if (vector_size < VSZ256 && r->reg_type.bitfield.ymmword)\n@@ -15706,11 +15759,19 @@ static bool check_register (const reg_en\n \t || flag_code != CODE_64BIT)\n \treturn false;\n \n- if (i.encoding == encoding_default\n-\t || i.encoding == encoding_evex512)\n-\ti.encoding = encoding_evex;\n- else if (i.encoding != encoding_evex)\n-\ti.encoding = encoding_error;\n+ switch (i.encoding)\n+\t{\n+\t case encoding_default:\n+\t case encoding_egpr:\n+\t case encoding_evex512:\n+\t i.encoding = encoding_evex;\n+\t break;\n+\t case encoding_evex:\n+\t break;\n+\t default:\n+\t i.encoding = encoding_error;\n+\t break;\n+\t}\n }\n \n if (r->reg_flags & RegRex2)\n@@ -15719,7 +15780,19 @@ static bool check_register (const reg_en\n \t || flag_code != CODE_64BIT)\n \treturn false;\n \n- i.has_egpr = true;\n+ switch (i.encoding)\n+\t{\n+\tcase encoding_default:\n+\t i.encoding = encoding_egpr;\n+\t break;\n+\tcase encoding_egpr:\n+\tcase encoding_evex:\n+\tcase encoding_evex512:\n+\t break;\n+\tdefault:\n+\t i.encoding = encoding_error;\n+\t break;\n+\t}\n }\n \n if (((r->reg_flags & (RegRex64 | RegRex)) || r->reg_type.bitfield.qword)\n--- a/gas/config/tc-i386-intel.c\n+++ b/gas/config/tc-i386-intel.c\n@@ -209,11 +209,18 @@ operatorT i386_operator (const char *nam\n \t || i386_types[j].sz[0] > 8\n \t || (i386_types[j].sz[0] & (i386_types[j].sz[0] - 1)))\n \t return O_illegal;\n-\t if (i.encoding == encoding_default)\n-\t i.encoding = encoding_evex;\n-\t else if (i.encoding != encoding_evex\n-\t\t && i.encoding != encoding_evex512)\n-\t return O_illegal;\n+\t switch (i.encoding)\n+\t {\n+\t case encoding_default:\n+\t case encoding_egpr:\n+\t i.encoding = encoding_evex;\n+\t break;\n+\t case encoding_evex:\n+\t case encoding_evex512:\n+\t break;\n+\t default:\n+\t return O_illegal;\n+\t }\n \t if (!i.broadcast.bytes && !i.broadcast.type)\n \t {\n \t i.broadcast.bytes = i386_types[j].sz[0];\n--- a/gas/testsuite/gas/i386/x86-64-apx-egpr-inval.l\n+++ b/gas/testsuite/gas/i386/x86-64-apx-egpr-inval.l\n@@ -101,102 +101,109 @@\n .*:108: Error: extended GPR cannot be used as base/index for `gf2p8affineinvqb'\n .*:109: Error: extended GPR cannot be used as base/index for `gf2p8affineqb'\n .*:110: Error: extended GPR cannot be used as base/index for `gf2p8mulb'\n-.*:112: Error: extended GPR cannot be used as base/index for `vaesimc'\n-.*:113: Error: extended GPR cannot be used as base/index for `vaeskeygenassist'\n-.*:114: Error: extended GPR cannot be used as base/index for `vblendpd'\n-.*:115: Error: extended GPR cannot be used as base/index for `vblendpd'\n-.*:116: Error: extended GPR cannot be used as base/index for `vblendps'\n-.*:117: Error: extended GPR cannot be used as base/index for `vblendps'\n-.*:118: Error: extended GPR cannot be used as base/index for `vblendvpd'\n-.*:119: Error: extended GPR cannot be used as base/index for `vblendvpd'\n-.*:120: Error: extended GPR cannot be used as base/index for `vblendvps'\n-.*:121: Error: extended GPR cannot be used as base/index for `vblendvps'\n-.*:122: Error: extended GPR cannot be used as base/index for `vdppd'\n-.*:123: Error: extended GPR cannot be used as base/index for `vdpps'\n-.*:124: Error: extended GPR cannot be used as base/index for `vdpps'\n-.*:125: Error: extended GPR cannot be used as base/index for `vhaddpd'\n-.*:126: Error: extended GPR cannot be used as base/index for `vhaddpd'\n-.*:127: Error: extended GPR cannot be used as base/index for `vhsubps'\n-.*:128: Error: extended GPR cannot be used as base/index for `vhsubps'\n-.*:129: Error: extended GPR cannot be used as base/index for `vlddqu'\n-.*:130: Error: extended GPR cannot be used as base/index for `vlddqu'\n-.*:131: Error: extended GPR cannot be used as base/index for `vldmxcsr'\n-.*:132: Error: extended GPR cannot be used as base/index for `vmaskmovpd'\n-.*:133: Error: extended GPR cannot be used as base/index for `vmaskmovpd'\n-.*:134: Error: extended GPR cannot be used as base/index for `vmaskmovpd'\n-.*:135: Error: extended GPR cannot be used as base/index for `vmaskmovpd'\n-.*:136: Error: extended GPR cannot be used as base/index for `vmaskmovps'\n-.*:137: Error: extended GPR cannot be used as base/index for `vmaskmovps'\n-.*:138: Error: extended GPR cannot be used as base/index for `vmaskmovps'\n-.*:139: Error: extended GPR cannot be used as base/index for `vmaskmovps'\n-.*:140: Error: register type mismatch for `vmovmskpd'\n-.*:141: Error: register type mismatch for `vmovmskpd'\n-.*:142: Error: register type mismatch for `vmovmskps'\n-.*:143: Error: register type mismatch for `vmovmskps'\n-.*:144: Error: extended GPR cannot be used as base/index for `vpblendd'\n-.*:145: Error: extended GPR cannot be used as base/index for `vpblendd'\n-.*:146: Error: extended GPR cannot be used as base/index for `vpblendvb'\n-.*:147: Error: extended GPR cannot be used as base/index for `vpblendvb'\n-.*:148: Error: extended GPR cannot be used as base/index for `vpblendw'\n-.*:149: Error: extended GPR cannot be used as base/index for `vpblendw'\n-.*:150: Error: extended GPR cannot be used as base/index for `vpcmpeqb'\n-.*:151: Error: extended GPR cannot be used as base/index for `vpcmpeqd'\n-.*:152: Error: extended GPR cannot be used as base/index for `vpcmpeqq'\n-.*:153: Error: extended GPR cannot be used as base/index for `vpcmpeqw'\n-.*:154: Error: extended GPR cannot be used as base/index for `vpcmpestri'\n-.*:155: Error: extended GPR cannot be used as base/index for `vpcmpestrm'\n-.*:156: Error: extended GPR cannot be used as base/index for `vpcmpgtb'\n-.*:157: Error: extended GPR cannot be used as base/index for `vpcmpgtd'\n-.*:158: Error: extended GPR cannot be used as base/index for `vpcmpgtq'\n-.*:159: Error: extended GPR cannot be used as base/index for `vpcmpgtw'\n-.*:160: Error: extended GPR cannot be used as base/index for `vpcmpistri'\n-.*:161: Error: extended GPR cannot be used as base/index for `vpcmpistrm'\n-.*:162: Error: extended GPR cannot be used as base/index for `vperm2f128'\n-.*:163: Error: extended GPR cannot be used as base/index for `vperm2i128'\n-.*:164: Error: extended GPR cannot be used as base/index for `vphaddd'\n-.*:165: Error: extended GPR cannot be used as base/index for `vphaddd'\n-.*:166: Error: extended GPR cannot be used as base/index for `vphaddsw'\n-.*:167: Error: extended GPR cannot be used as base/index for `vphaddsw'\n-.*:168: Error: extended GPR cannot be used as base/index for `vphaddw'\n-.*:169: Error: extended GPR cannot be used as base/index for `vphaddw'\n-.*:170: Error: extended GPR cannot be used as base/index for `vphminposuw'\n-.*:171: Error: extended GPR cannot be used as base/index for `vphsubd'\n-.*:172: Error: extended GPR cannot be used as base/index for `vphsubd'\n-.*:173: Error: extended GPR cannot be used as base/index for `vphsubsw'\n-.*:174: Error: extended GPR cannot be used as base/index for `vphsubsw'\n-.*:175: Error: extended GPR cannot be used as base/index for `vphsubw'\n-.*:176: Error: extended GPR cannot be used as base/index for `vphsubw'\n-.*:177: Error: extended GPR cannot be used as base/index for `vpmaskmovd'\n-.*:178: Error: extended GPR cannot be used as base/index for `vpmaskmovd'\n-.*:179: Error: extended GPR cannot be used as base/index for `vpmaskmovd'\n-.*:180: Error: extended GPR cannot be used as base/index for `vpmaskmovd'\n-.*:181: Error: extended GPR cannot be used as base/index for `vpmaskmovq'\n-.*:182: Error: extended GPR cannot be used as base/index for `vpmaskmovq'\n-.*:183: Error: extended GPR cannot be used as base/index for `vpmaskmovq'\n-.*:184: Error: extended GPR cannot be used as base/index for `vpmaskmovq'\n-.*:185: Error: register type mismatch for `vpmovmskb'\n-.*:186: Error: register type mismatch for `vpmovmskb'\n-.*:187: Error: extended GPR cannot be used as base/index for `vpsignb'\n-.*:188: Error: extended GPR cannot be used as base/index for `vpsignb'\n-.*:189: Error: extended GPR cannot be used as base/index for `vpsignd'\n-.*:190: Error: extended GPR cannot be used as base/index for `vpsignd'\n-.*:191: Error: extended GPR cannot be used as base/index for `vpsignw'\n-.*:192: Error: extended GPR cannot be used as base/index for `vpsignw'\n-.*:193: Error: extended GPR cannot be used as base/index for `vptest'\n-.*:194: Error: extended GPR cannot be used as base/index for `vptest'\n-.*:195: Error: extended GPR cannot be used as base/index for `vrcpps'\n-.*:196: Error: extended GPR cannot be used as base/index for `vrcpps'\n-.*:197: Error: extended GPR cannot be used as base/index for `vrcpss'\n+.*:112: Error: no EVEX encoding for `vaesimc'\n+.*:113: Error: no EVEX encoding for `vaeskeygenassist'\n+.*:114: Error: no EVEX encoding for `vblendpd'\n+.*:115: Error: no EVEX encoding for `vblendpd'\n+.*:116: Error: no EVEX encoding for `vblendps'\n+.*:117: Error: no EVEX encoding for `vblendps'\n+.*:118: Error: no EVEX encoding for `vblendvpd'\n+.*:119: Error: no EVEX encoding for `vblendvpd'\n+.*:120: Error: no EVEX encoding for `vblendvps'\n+.*:121: Error: no EVEX encoding for `vblendvps'\n+.*:122: Error: no EVEX encoding for `vdppd'\n+.*:123: Error: no EVEX encoding for `vdpps'\n+.*:124: Error: no EVEX encoding for `vdpps'\n+.*:125: Error: no EVEX encoding for `vhaddpd'\n+.*:126: Error: no EVEX encoding for `vhaddpd'\n+.*:127: Error: no EVEX encoding for `vhsubps'\n+.*:128: Error: no EVEX encoding for `vhsubps'\n+.*:129: Error: no EVEX encoding for `vlddqu'\n+.*:130: Error: no EVEX encoding for `vlddqu'\n+.*:131: Error: no EVEX encoding for `vldmxcsr'\n+.*:132: Error: no EVEX encoding for `vmaskmovpd'\n+.*:133: Error: no EVEX encoding for `vmaskmovpd'\n+.*:134: Error: no EVEX encoding for `vmaskmovpd'\n+.*:135: Error: no EVEX encoding for `vmaskmovpd'\n+.*:136: Error: no EVEX encoding for `vmaskmovps'\n+.*:137: Error: no EVEX encoding for `vmaskmovps'\n+.*:138: Error: no EVEX encoding for `vmaskmovps'\n+.*:139: Error: no EVEX encoding for `vmaskmovps'\n+.*:140: Error: no EVEX encoding for `vmovmskpd'\n+.*:141: Error: no EVEX encoding for `vmovmskpd'\n+.*:142: Error: no EVEX encoding for `vmovmskps'\n+.*:143: Error: no EVEX encoding for `vmovmskps'\n+.*:144: Error: no EVEX encoding for `vpblendd'\n+.*:145: Error: no EVEX encoding for `vpblendd'\n+.*:146: Error: no EVEX encoding for `vpblendvb'\n+.*:147: Error: no EVEX encoding for `vpblendvb'\n+.*:148: Error: no EVEX encoding for `vpblendw'\n+.*:149: Error: no EVEX encoding for `vpblendw'\n+.*:150: Error: no EVEX encoding for `vpcmpeqb'\n+.*:151: Error: no EVEX encoding for `vpcmpeqd'\n+.*:152: Error: no EVEX encoding for `vpcmpeqq'\n+.*:153: Error: no EVEX encoding for `vpcmpeqw'\n+.*:154: Error: no EVEX encoding for `vpcmpestri'\n+.*:155: Error: no EVEX encoding for `vpcmpestrm'\n+.*:156: Error: no EVEX encoding for `vpcmpgtb'\n+.*:157: Error: no EVEX encoding for `vpcmpgtd'\n+.*:158: Error: no EVEX encoding for `vpcmpgtq'\n+.*:159: Error: no EVEX encoding for `vpcmpgtw'\n+.*:160: Error: no EVEX encoding for `vpcmpistri'\n+.*:161: Error: no EVEX encoding for `vpcmpistrm'\n+.*:162: Error: no EVEX encoding for `vperm2f128'\n+.*:163: Error: no EVEX encoding for `vperm2i128'\n+.*:164: Error: no EVEX encoding for `vphaddd'\n+.*:165: Error: no EVEX encoding for `vphaddd'\n+.*:166: Error: no EVEX encoding for `vphaddsw'\n+.*:167: Error: no EVEX encoding for `vphaddsw'\n+.*:168: Error: no EVEX encoding for `vphaddw'\n+.*:169: Error: no EVEX encoding for `vphaddw'\n+.*:170: Error: no EVEX encoding for `vphminposuw'\n+.*:171: Error: no EVEX encoding for `vphsubd'\n+.*:172: Error: no EVEX encoding for `vphsubd'\n+.*:173: Error: no EVEX encoding for `vphsubsw'\n+.*:174: Error: no EVEX encoding for `vphsubsw'\n+.*:175: Error: no EVEX encoding for `vphsubw'\n+.*:176: Error: no EVEX encoding for `vphsubw'\n+.*:177: Error: no EVEX encoding for `vpmaskmovd'\n+.*:178: Error: no EVEX encoding for `vpmaskmovd'\n+.*:179: Error: no EVEX encoding for `vpmaskmovd'\n+.*:180: Error: no EVEX encoding for `vpmaskmovd'\n+.*:181: Error: no EVEX encoding for `vpmaskmovq'\n+.*:182: Error: no EVEX encoding for `vpmaskmovq'\n+.*:183: Error: no EVEX encoding for `vpmaskmovq'\n+.*:184: Error: no EVEX encoding for `vpmaskmovq'\n+.*:185: Error: no EVEX encoding for `vpmovmskb'\n+.*:186: Error: no EVEX encoding for `vpmovmskb'\n+.*:187: Error: no EVEX encoding for `vpsignb'\n+.*:188: Error: no EVEX encoding for `vpsignb'\n+.*:189: Error: no EVEX encoding for `vpsignd'\n+.*:190: Error: no EVEX encoding for `vpsignd'\n+.*:191: Error: no EVEX encoding for `vpsignw'\n+.*:192: Error: no EVEX encoding for `vpsignw'\n+.*:193: Error: no EVEX encoding for `vptest'\n+.*:194: Error: no EVEX encoding for `vptest'\n+.*:195: Error: no EVEX encoding for `vrcpps'\n+.*:196: Error: no EVEX encoding for `vrcpps'\n+.*:197: Error: no EVEX encoding for `vrcpss'\n .*:198: Error: .* 4 bits for `vroundpd'\n .*:199: Error: .* 4 bits for `vroundps'\n .*:200: Error: .* 4 bits for `vroundsd'\n .*:201: Error: .* 4 bits for `vroundss'\n-.*:202: Error: extended GPR cannot be used as base/index for `vrsqrtps'\n-.*:203: Error: extended GPR cannot be used as base/index for `vrsqrtps'\n-.*:204: Error: extended GPR cannot be used as base/index for `vrsqrtss'\n-.*:205: Error: extended GPR cannot be used as base/index for `vstmxcsr'\n-.*:206: Error: extended GPR cannot be used as base/index for `vtestpd'\n-.*:207: Error: extended GPR cannot be used as base/index for `vtestpd'\n-.*:208: Error: extended GPR cannot be used as base/index for `vtestps'\n-.*:209: Error: extended GPR cannot be used as base/index for `vtestps'\n+.*:202: Error: no EVEX encoding for `vrsqrtps'\n+.*:203: Error: no EVEX encoding for `vrsqrtps'\n+.*:204: Error: no EVEX encoding for `vrsqrtss'\n+.*:205: Error: no EVEX encoding for `vstmxcsr'\n+.*:206: Error: no EVEX encoding for `vtestpd'\n+.*: 100 33868 100 33718 100 150 587k 2678 --:--:-- --:--:-- --:--:-- 590k 207: Error: no EVEX encoding for `vtestpd'\n+.*:208: Error: no EVEX encoding for `vtestps'\n+.*:209: Error: no EVEX encoding for `vtestps'\n+.*:211: Error: no VEX/XOP encoding for `and'\n+.*:212: Error: no VEX/XOP encoding for `and'\n+.*:213: Error: .* `and'\n+.*:214: Error: no VEX/XOP encoding for `and'\n+.*:215: Error: no VEX/XOP encoding for `and'\n+.*:216: Error: .* `and'\n+.*:219: Error: .* `andn'\n #pass\n--- a/gas/testsuite/gas/i386/x86-64-apx-egpr-inval.s\n+++ b/gas/testsuite/gas/i386/x86-64-apx-egpr-inval.s\n@@ -207,3 +207,13 @@\n \tvtestpd (%r27),%ymm6\n \tvtestps (%r27),%xmm6\n \tvtestps (%r27),%ymm6\n+# {vex}\n+\t{vex} and %eax, %eax\n+\t{vex} and %r8, %r8\n+\t{vex} and %r16, %r16\n+\t{vex} and %eax, %eax, %eax\n+\t{vex} and %r8, %r8, %r8\n+\t{vex} and %r16, %r16, %r16\n+\t{vex} andn %eax, %eax, %eax\t\t# This one's valid.\n+\t{vex} andn %r8, %r8, %r8\t\t# And this.\n+\t{vex} andn %r16, %r16, %r16\n","prefixes":["v2","1/4"]}+ exit 1 Build step 'Execute shell' marked build as failure Finished: FAILURE