Started by user snail Running as SYSTEM [EnvInject] - Loading node environment variables. Building remotely on docker-jenkins-agent in workspace /home/jenkins/agent/workspace/binutils-gdb [WS-CLEANUP] Deleting project workspace... [WS-CLEANUP] Deferred wipeout is used... [WS-CLEANUP] Done The recommended git tool is: NONE using credential 0adb5fc7-caa2-429d-97d2-c7fa2fa1d884 Cloning the remote Git repository Using shallow clone with depth 1 Avoid fetching tags Cloning repository git@github.com:plctlab/patchwork-binutils-gdb.git > git init /home/jenkins/agent/workspace/binutils-gdb # timeout=10 Fetching upstream changes from git@github.com:plctlab/patchwork-binutils-gdb.git > git --version # timeout=10 > git --version # 'git version 2.37.2' using GIT_SSH to set credentials patchwork github wangliu-iscas git ssh key Verifying host key using known hosts file, will automatically accept unseen keys > git fetch --no-tags --force --progress --depth=1 -- git@github.com:plctlab/patchwork-binutils-gdb.git +refs/heads/*:refs/remotes/origin/* # timeout=10 > git config remote.origin.url git@github.com:plctlab/patchwork-binutils-gdb.git # timeout=10 > git config --add remote.origin.fetch +refs/heads/*:refs/remotes/origin/* # timeout=10 Avoid second fetch > git rev-parse refs/remotes/origin/master^{commit} # timeout=10 Checking out Revision 324998b47364528f407666512015370c12ab83a1 (refs/remotes/origin/master) > git config core.sparsecheckout # timeout=10 > git checkout -f 324998b47364528f407666512015370c12ab83a1 # timeout=10 Commit message: "Automatic date update in version.in" > git rev-list --no-walk 324998b47364528f407666512015370c12ab83a1 # timeout=10 [EnvInject] - Mask passwords that will be passed as build parameters. [EnvInject] - Executing scripts and injecting environment variables after the SCM step. [EnvInject] - Injecting as environment variables the properties content GITHUB_REPO=https://github.com/plctlab/patchwork-binutils-gdb PATCHWORK_URL=https://patchwork.plctlab.org [EnvInject] - Variables injected successfully. [binutils-gdb] $ /usr/bin/env bash /tmp/jenkins149091406229923393.sh + git config pw.server https://patchwork.plctlab.org/api/1.2/ + git config pw.project binutils-gdb + git config pw.token [*******] ++ date +%Y-%m + now_date=2023-09 ++ date +%Y + now_date_year=2023 + bundle_name=binutils-gdb_2023-09 ++ curl -s -H 'Authorization: Token [*******]' 'https://patchwork.plctlab.org/api/1.2/bundles/?project=binutils-gdb&per_page=999' + bundle_response='[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"},{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"},{"id":55502,"url":"https://patchwork.plctlab.org/api/1.2/patches/55502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/","msgid":"<20230210174404.3763-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:01","name":"[1/4] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/mbox/"},{"id":55503,"url":"https://patchwork.plctlab.org/api/1.2/patches/55503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/","msgid":"<20230210174404.3763-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:02","name":"[2/4] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/mbox/"},{"id":55504,"url":"https://patchwork.plctlab.org/api/1.2/patches/55504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/","msgid":"<20230210174404.3763-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:03","name":"[3/4] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/mbox/"},{"id":55505,"url":"https://patchwork.plctlab.org/api/1.2/patches/55505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/","msgid":"<20230210174404.3763-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:04","name":"[4/4] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/mbox/"},{"id":55698,"url":"https://patchwork.plctlab.org/api/1.2/patches/55698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:12:05","name":".debug sections without contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/mbox/"},{"id":55699,"url":"https://patchwork.plctlab.org/api/1.2/patches/55699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:13:29","name":"objdump -D of bss sections and -s with -j","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/mbox/"},{"id":55977,"url":"https://patchwork.plctlab.org/api/1.2/patches/55977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-12T22:23:22","name":"objcopy memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/mbox/"},{"id":56071,"url":"https://patchwork.plctlab.org/api/1.2/patches/56071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/","msgid":"<5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:36","name":"[1/2] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/mbox/"},{"id":56072,"url":"https://patchwork.plctlab.org/api/1.2/patches/56072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/","msgid":"<3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:58","name":"[2/2] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/mbox/"},{"id":56078,"url":"https://patchwork.plctlab.org/api/1.2/patches/56078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/","msgid":"<09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com>","list_archive_url":null,"date":"2023-02-13T08:12:12","name":"[1/2] Arm64/gas: add missing prereq features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/mbox/"},{"id":56080,"url":"https://patchwork.plctlab.org/api/1.2/patches/56080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-13T08:12:45","name":"[2/2] Arm64/gas: drop redundant feature prereqs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/mbox/"},{"id":56081,"url":"https://patchwork.plctlab.org/api/1.2/patches/56081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/","msgid":"<08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com>","list_archive_url":null,"date":"2023-02-13T08:15:36","name":"gas: improve interaction between read_a_source_file() and s_linefile()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/mbox/"},{"id":56098,"url":"https://patchwork.plctlab.org/api/1.2/patches/56098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/","msgid":"<8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com>","list_archive_url":null,"date":"2023-02-13T08:42:20","name":"x86: {LD,ST}TILECFG use an extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/mbox/"},{"id":56162,"url":"https://patchwork.plctlab.org/api/1.2/patches/56162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:35:22","name":"Split off gas init to functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/mbox/"},{"id":56164,"url":"https://patchwork.plctlab.org/api/1.2/patches/56164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:36:02","name":"stabs.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/mbox/"},{"id":56261,"url":"https://patchwork.plctlab.org/api/1.2/patches/56261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/","msgid":"<20230213122241.6144-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:37","name":"[v2,1/5] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/mbox/"},{"id":56262,"url":"https://patchwork.plctlab.org/api/1.2/patches/56262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/","msgid":"<20230213122241.6144-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:38","name":"[v2,2/5] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/mbox/"},{"id":56263,"url":"https://patchwork.plctlab.org/api/1.2/patches/56263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/","msgid":"<20230213122241.6144-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:39","name":"[v2,3/5] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/mbox/"},{"id":56264,"url":"https://patchwork.plctlab.org/api/1.2/patches/56264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/","msgid":"<20230213122241.6144-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:40","name":"[v2,4/5] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/mbox/"},{"id":56265,"url":"https://patchwork.plctlab.org/api/1.2/patches/56265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/","msgid":"<20230213122241.6144-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:41","name":"[v2,5/5] Use lang_add_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/mbox/"},{"id":56267,"url":"https://patchwork.plctlab.org/api/1.2/patches/56267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T12:38:30","name":"_bfd_ecoff_slurp_symbol_table buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/mbox/"},{"id":56279,"url":"https://patchwork.plctlab.org/api/1.2/patches/56279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T13:04:14","name":"[obvious] Fix PR30079: abort on mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/mbox/"},{"id":56293,"url":"https://patchwork.plctlab.org/api/1.2/patches/56293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:42","name":"[RFC,v3,1/8] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/mbox/"},{"id":56296,"url":"https://patchwork.plctlab.org/api/1.2/patches/56296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:43","name":"[RFC,v3,2/8] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/mbox/"},{"id":56297,"url":"https://patchwork.plctlab.org/api/1.2/patches/56297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:44","name":"[RFC,v3,3/8] RISC-V: Add Zvkned ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/mbox/"},{"id":56294,"url":"https://patchwork.plctlab.org/api/1.2/patches/56294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:45","name":"[RFC,v3,4/8] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/mbox/"},{"id":56298,"url":"https://patchwork.plctlab.org/api/1.2/patches/56298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:46","name":"[RFC,v3,5/8] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/mbox/"},{"id":56300,"url":"https://patchwork.plctlab.org/api/1.2/patches/56300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:47","name":"[RFC,v3,6/8] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/mbox/"},{"id":56295,"url":"https://patchwork.plctlab.org/api/1.2/patches/56295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:48","name":"[RFC,v3,7/8] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/mbox/"},{"id":56299,"url":"https://patchwork.plctlab.org/api/1.2/patches/56299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:49","name":"[RFC,v3,8/8] RISC-V: Add Zvks ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/mbox/"},{"id":56326,"url":"https://patchwork.plctlab.org/api/1.2/patches/56326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/","msgid":"<2096ddec-287a-de42-a2f6-58293af2fd48@suse.com>","list_archive_url":null,"date":"2023-02-13T14:54:00","name":"gas: correct symbol name comparison in .startof./.sizeof. handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/mbox/"},{"id":56363,"url":"https://patchwork.plctlab.org/api/1.2/patches/56363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/","msgid":"<20230213161124.15340-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:19","name":"[v3,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/mbox/"},{"id":56366,"url":"https://patchwork.plctlab.org/api/1.2/patches/56366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/","msgid":"<20230213161124.15340-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:20","name":"[v3,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/mbox/"},{"id":56365,"url":"https://patchwork.plctlab.org/api/1.2/patches/56365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/","msgid":"<20230213161124.15340-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:21","name":"[v3,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/mbox/"},{"id":56364,"url":"https://patchwork.plctlab.org/api/1.2/patches/56364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/","msgid":"<20230213161124.15340-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:22","name":"[v3,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/mbox/"},{"id":56367,"url":"https://patchwork.plctlab.org/api/1.2/patches/56367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/","msgid":"<20230213161124.15340-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:23","name":"[v3,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/mbox/"},{"id":56368,"url":"https://patchwork.plctlab.org/api/1.2/patches/56368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/","msgid":"<20230213161124.15340-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:24","name":"[v3,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/mbox/"},{"id":56372,"url":"https://patchwork.plctlab.org/api/1.2/patches/56372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/","msgid":"<20230213162009.15515-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:04","name":"[v4,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/mbox/"},{"id":56369,"url":"https://patchwork.plctlab.org/api/1.2/patches/56369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/","msgid":"<20230213162009.15515-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:05","name":"[v4,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/mbox/"},{"id":56370,"url":"https://patchwork.plctlab.org/api/1.2/patches/56370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/","msgid":"<20230213162009.15515-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:06","name":"[v4,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/mbox/"},{"id":56371,"url":"https://patchwork.plctlab.org/api/1.2/patches/56371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/","msgid":"<20230213162009.15515-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:07","name":"[v4,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/mbox/"},{"id":56373,"url":"https://patchwork.plctlab.org/api/1.2/patches/56373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/","msgid":"<20230213162009.15515-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:08","name":"[v4,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/mbox/"},{"id":56404,"url":"https://patchwork.plctlab.org/api/1.2/patches/56404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T17:42:58","name":"PR30120: fix x87 fucomp misassembled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/mbox/"},{"id":56662,"url":"https://patchwork.plctlab.org/api/1.2/patches/56662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/","msgid":"<20230214050633.28910-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-14T05:06:33","name":"[v4,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/mbox/"},{"id":57082,"url":"https://patchwork.plctlab.org/api/1.2/patches/57082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-14T15:53:10","name":"gas: buffer_and_nest() needs to pass nul-terminated string to temp_ilp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/mbox/"},{"id":57344,"url":"https://patchwork.plctlab.org/api/1.2/patches/57344/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T02:34:56","name":"binutils stabs type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/mbox/"},{"id":57373,"url":"https://patchwork.plctlab.org/api/1.2/patches/57373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T06:06:56","name":"More ecoff sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/mbox/"},{"id":57417,"url":"https://patchwork.plctlab.org/api/1.2/patches/57417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/","msgid":"<56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com>","list_archive_url":null,"date":"2023-02-15T07:44:24","name":"x86/gas: replace inappropriate assertion when parsing registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/mbox/"},{"id":57485,"url":"https://patchwork.plctlab.org/api/1.2/patches/57485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:34:16","name":"objdump -G memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/mbox/"},{"id":57486,"url":"https://patchwork.plctlab.org/api/1.2/patches/57486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:35:06","name":"objdump read_section_stabs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/mbox/"},{"id":57497,"url":"https://patchwork.plctlab.org/api/1.2/patches/57497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/","msgid":"<20230215114052.28292-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:47","name":"[v0,1/6] Add testsuite for ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/mbox/"},{"id":57488,"url":"https://patchwork.plctlab.org/api/1.2/patches/57488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/","msgid":"<20230215114052.28292-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:48","name":"[v0,2/6] Add ASCII command info to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/mbox/"},{"id":57498,"url":"https://patchwork.plctlab.org/api/1.2/patches/57498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/","msgid":"<20230215114052.28292-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:49","name":"[v0,3/6] Add ASCII to info file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/mbox/"},{"id":57499,"url":"https://patchwork.plctlab.org/api/1.2/patches/57499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/","msgid":"<20230215114052.28292-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:50","name":"[v0,4/6] ldlex.l: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/mbox/"},{"id":57490,"url":"https://patchwork.plctlab.org/api/1.2/patches/57490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/","msgid":"<20230215114052.28292-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:51","name":"[v0,5/6] ldgram.y: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/mbox/"},{"id":57491,"url":"https://patchwork.plctlab.org/api/1.2/patches/57491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/","msgid":"<20230215114052.28292-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:52","name":"[v0,6/6] ldlang.*: parse ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/mbox/"},{"id":57650,"url":"https://patchwork.plctlab.org/api/1.2/patches/57650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:58","name":"[v4,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/mbox/"},{"id":57649,"url":"https://patchwork.plctlab.org/api/1.2/patches/57649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:59","name":"[v4,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/mbox/"},{"id":57652,"url":"https://patchwork.plctlab.org/api/1.2/patches/57652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:00","name":"[v4,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/mbox/"},{"id":57651,"url":"https://patchwork.plctlab.org/api/1.2/patches/57651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:01","name":"[v4,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/mbox/"},{"id":57654,"url":"https://patchwork.plctlab.org/api/1.2/patches/57654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:02","name":"[v4,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/mbox/"},{"id":57653,"url":"https://patchwork.plctlab.org/api/1.2/patches/57653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:03","name":"[v4,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/mbox/"},{"id":57811,"url":"https://patchwork.plctlab.org/api/1.2/patches/57811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:03:40","name":"gas_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/mbox/"},{"id":57812,"url":"https://patchwork.plctlab.org/api/1.2/patches/57812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:04:50","name":"Delete PROGRESS macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/mbox/"},{"id":57925,"url":"https://patchwork.plctlab.org/api/1.2/patches/57925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-16T08:56:11","name":"RISC-V: as_warn() already emits a newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/mbox/"},{"id":58064,"url":"https://patchwork.plctlab.org/api/1.2/patches/58064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/","msgid":"<20230216131905.1012-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T13:19:05","name":"[v0,1/1,RFC] Add support for CRC64 generation in linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/mbox/"},{"id":58227,"url":"https://patchwork.plctlab.org/api/1.2/patches/58227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/","msgid":"<20230216204006.1977-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:01","name":"[v0,1/6] CRC64 header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/mbox/"},{"id":58228,"url":"https://patchwork.plctlab.org/api/1.2/patches/58228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/","msgid":"<20230216204006.1977-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:02","name":"[v0,2/6] ldlang.h: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/mbox/"},{"id":58229,"url":"https://patchwork.plctlab.org/api/1.2/patches/58229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/","msgid":"<20230216204006.1977-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:03","name":"[v0,3/6] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/mbox/"},{"id":58230,"url":"https://patchwork.plctlab.org/api/1.2/patches/58230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/","msgid":"<20230216204006.1977-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:04","name":"[v0,4/6] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/mbox/"},{"id":58232,"url":"https://patchwork.plctlab.org/api/1.2/patches/58232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/","msgid":"<20230216204006.1977-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:05","name":"[v0,5/6] ldlang.c: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/mbox/"},{"id":58231,"url":"https://patchwork.plctlab.org/api/1.2/patches/58231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/","msgid":"<20230216204006.1977-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:06","name":"[v0,6/6] ldlang.c: Try to get the .text section for checking CRC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/mbox/"},{"id":58259,"url":"https://patchwork.plctlab.org/api/1.2/patches/58259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T22:00:29","name":"PR30046, power cmpi leads to unknown architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/mbox/"},{"id":58321,"url":"https://patchwork.plctlab.org/api/1.2/patches/58321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T02:38:50","name":"Wild pointer reads in _bfd_ecoff_locate_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/mbox/"},{"id":58346,"url":"https://patchwork.plctlab.org/api/1.2/patches/58346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044033.2131866-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:40:33","name":"[1/2] gprofng: PR30036 Build failure on aarch64 w/ glibc: symbol `pwrite64'\'' is already defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58347,"url":"https://patchwork.plctlab.org/api/1.2/patches/58347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044105.2133872-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:41:05","name":"[2/2] gprofng: fix Dwarf reader for DW_TAG_subprogram","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58348,"url":"https://patchwork.plctlab.org/api/1.2/patches/58348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T04:49:29","name":"ld test asciz and ascii fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/mbox/"},{"id":58514,"url":"https://patchwork.plctlab.org/api/1.2/patches/58514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/","msgid":"<20230217112016.19718-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:12","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/mbox/"},{"id":58513,"url":"https://patchwork.plctlab.org/api/1.2/patches/58513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/","msgid":"<20230217112016.19718-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:13","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/mbox/"},{"id":58591,"url":"https://patchwork.plctlab.org/api/1.2/patches/58591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/","msgid":"<20230217135446.26053-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:42","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/mbox/"},{"id":58593,"url":"https://patchwork.plctlab.org/api/1.2/patches/58593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/","msgid":"<20230217135446.26053-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:43","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/mbox/"},{"id":58589,"url":"https://patchwork.plctlab.org/api/1.2/patches/58589/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/","msgid":"<20230217135446.26053-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:44","name":"[v1,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/mbox/"},{"id":58590,"url":"https://patchwork.plctlab.org/api/1.2/patches/58590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/","msgid":"<20230217135446.26053-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:45","name":"[v1,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/mbox/"},{"id":58592,"url":"https://patchwork.plctlab.org/api/1.2/patches/58592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/","msgid":"<20230217135446.26053-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:46","name":"[v1,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/mbox/"},{"id":58650,"url":"https://patchwork.plctlab.org/api/1.2/patches/58650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-17T15:03:57","name":"[RFC] Move static archive dependencies into ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/mbox/"},{"id":58738,"url":"https://patchwork.plctlab.org/api/1.2/patches/58738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/","msgid":"<20230217174037.11911-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:33","name":"[v2,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/mbox/"},{"id":58735,"url":"https://patchwork.plctlab.org/api/1.2/patches/58735/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/","msgid":"<20230217174037.11911-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:34","name":"[v2,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/mbox/"},{"id":58736,"url":"https://patchwork.plctlab.org/api/1.2/patches/58736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/","msgid":"<20230217174037.11911-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:35","name":"[v2,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/mbox/"},{"id":58734,"url":"https://patchwork.plctlab.org/api/1.2/patches/58734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/","msgid":"<20230217174037.11911-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:36","name":"[v2,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/mbox/"},{"id":58737,"url":"https://patchwork.plctlab.org/api/1.2/patches/58737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/","msgid":"<20230217174037.11911-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:37","name":"[v2,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/mbox/"},{"id":58757,"url":"https://patchwork.plctlab.org/api/1.2/patches/58757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/","msgid":"<20230217192905.3160819-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:02","name":"[1/4] Fix formatting of long function description in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/mbox/"},{"id":58758,"url":"https://patchwork.plctlab.org/api/1.2/patches/58758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/","msgid":"<20230217192905.3160819-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:03","name":"[2/4] Don'\''t use chew comments for static functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/mbox/"},{"id":58756,"url":"https://patchwork.plctlab.org/api/1.2/patches/58756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/","msgid":"<20230217192905.3160819-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:04","name":"[3/4] Hoist the SECTION comment in opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/mbox/"},{"id":58755,"url":"https://patchwork.plctlab.org/api/1.2/patches/58755/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/","msgid":"<20230217192905.3160819-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:05","name":"[4/4] Redefine FUNCTION in doc.str","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/mbox/"},{"id":58951,"url":"https://patchwork.plctlab.org/api/1.2/patches/58951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/","msgid":"<877cwere3q.fsf@igel.home>","list_archive_url":null,"date":"2023-02-18T19:02:49","name":"opcodes: style m68k disassembler output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/mbox/"},{"id":59075,"url":"https://patchwork.plctlab.org/api/1.2/patches/59075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-19T03:47:16","name":"Buffer overflow in evax_bfd_print_eobj","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/mbox/"},{"id":59334,"url":"https://patchwork.plctlab.org/api/1.2/patches/59334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/","msgid":"<20230219173450.25555-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:46","name":"[v3,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/mbox/"},{"id":59332,"url":"https://patchwork.plctlab.org/api/1.2/patches/59332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/","msgid":"<20230219173450.25555-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:47","name":"[v3,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/mbox/"},{"id":59333,"url":"https://patchwork.plctlab.org/api/1.2/patches/59333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/","msgid":"<20230219173450.25555-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:48","name":"[v3,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/mbox/"},{"id":59331,"url":"https://patchwork.plctlab.org/api/1.2/patches/59331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/","msgid":"<20230219173450.25555-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:49","name":"[v3,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/mbox/"},{"id":59340,"url":"https://patchwork.plctlab.org/api/1.2/patches/59340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/","msgid":"<20230219173450.25555-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:50","name":"[v3,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/mbox/"},{"id":59338,"url":"https://patchwork.plctlab.org/api/1.2/patches/59338/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/","msgid":"<20230219194549.22554-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:45","name":"[v4,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/mbox/"},{"id":59361,"url":"https://patchwork.plctlab.org/api/1.2/patches/59361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/","msgid":"<20230219194549.22554-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:46","name":"[v4,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/mbox/"},{"id":59324,"url":"https://patchwork.plctlab.org/api/1.2/patches/59324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/","msgid":"<20230219194549.22554-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:47","name":"[v4,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/mbox/"},{"id":59325,"url":"https://patchwork.plctlab.org/api/1.2/patches/59325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/","msgid":"<20230219194549.22554-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:48","name":"[v4,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/mbox/"},{"id":59360,"url":"https://patchwork.plctlab.org/api/1.2/patches/59360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/","msgid":"<20230219194549.22554-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:49","name":"[v4,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/mbox/"},{"id":59371,"url":"https://patchwork.plctlab.org/api/1.2/patches/59371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-20T01:56:51","name":"In-memory nested archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/mbox/"},{"id":59328,"url":"https://patchwork.plctlab.org/api/1.2/patches/59328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/","msgid":"<20230220082224.415968-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:21","name":"[1/4] gas/testsuite: adjust a test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/mbox/"},{"id":59350,"url":"https://patchwork.plctlab.org/api/1.2/patches/59350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/","msgid":"<20230220082224.415968-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:22","name":"[2/4] ld/testsuite: don'\''t output to /dev/null on mingw hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/mbox/"},{"id":59358,"url":"https://patchwork.plctlab.org/api/1.2/patches/59358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/","msgid":"<20230220082224.415968-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:23","name":"[3/4] ld/testsuite: adjust to Windows path separator.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/mbox/"},{"id":59335,"url":"https://patchwork.plctlab.org/api/1.2/patches/59335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/","msgid":"<20230220082224.415968-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:24","name":"[4/4] ld/testsuite: handle Windows drive letter in a noinit test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/mbox/"},{"id":59456,"url":"https://patchwork.plctlab.org/api/1.2/patches/59456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/","msgid":"<20230220141328.20441-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-20T14:13:28","name":"ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/mbox/"},{"id":59466,"url":"https://patchwork.plctlab.org/api/1.2/patches/59466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/","msgid":"<20230220144302.1234792-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T14:43:02","name":"[v2] ld/testsuite: don'\''t output to /dev/null","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/mbox/"},{"id":59759,"url":"https://patchwork.plctlab.org/api/1.2/patches/59759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/","msgid":"<20230221040650.2337395-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-21T04:06:50","name":"MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/mbox/"},{"id":59767,"url":"https://patchwork.plctlab.org/api/1.2/patches/59767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:03","name":"alpha-*-vms missing libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/mbox/"},{"id":59769,"url":"https://patchwork.plctlab.org/api/1.2/patches/59769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:27","name":"ld-libs test on alpha-vms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/mbox/"},{"id":59768,"url":"https://patchwork.plctlab.org/api/1.2/patches/59768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:58","name":"Both FAIL and PASS \"check sections 2\"?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/mbox/"},{"id":59807,"url":"https://patchwork.plctlab.org/api/1.2/patches/59807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/","msgid":"<20230221090331.559683-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T09:03:31","name":"ld/testsuite: handle Windows drive letter in persistent section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/mbox/"},{"id":59864,"url":"https://patchwork.plctlab.org/api/1.2/patches/59864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/","msgid":"<87v8jv9snh.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-21T11:14:58","name":"Commit: Update description of bfd_fill_in_gnu_debuglink_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/mbox/"},{"id":60156,"url":"https://patchwork.plctlab.org/api/1.2/patches/60156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/","msgid":"<20230221161442.1554824-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T16:14:42","name":"testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/mbox/"},{"id":60284,"url":"https://patchwork.plctlab.org/api/1.2/patches/60284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T22:59:15","name":"debug_link duplicate file size checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/mbox/"},{"id":60522,"url":"https://patchwork.plctlab.org/api/1.2/patches/60522/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/","msgid":"<2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com>","list_archive_url":null,"date":"2023-02-22T13:14:48","name":"x86: avoid .byte in testcases where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/mbox/"},{"id":60572,"url":"https://patchwork.plctlab.org/api/1.2/patches/60572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/","msgid":"<20230222151639.588269-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-22T15:16:39","name":"[v2] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/mbox/"},{"id":60602,"url":"https://patchwork.plctlab.org/api/1.2/patches/60602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/","msgid":"<20230222161609.239928-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:00","name":"[v5,01/10] TIMESTAMP: ldlang: process","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/mbox/"},{"id":60606,"url":"https://patchwork.plctlab.org/api/1.2/patches/60606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/","msgid":"<20230222161609.239928-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:01","name":"[v5,02/10] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/mbox/"},{"id":60597,"url":"https://patchwork.plctlab.org/api/1.2/patches/60597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/","msgid":"<20230222161609.239928-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:02","name":"[v5,03/10] DIGEST: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/mbox/"},{"id":60599,"url":"https://patchwork.plctlab.org/api/1.2/patches/60599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/","msgid":"<20230222161609.239928-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:03","name":"[v5,04/10] LIBCRC: license","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/mbox/"},{"id":60604,"url":"https://patchwork.plctlab.org/api/1.2/patches/60604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/","msgid":"<20230222161609.239928-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:04","name":"[v5,05/10] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/mbox/"},{"id":60608,"url":"https://patchwork.plctlab.org/api/1.2/patches/60608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/","msgid":"<20230222161609.239928-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:05","name":"[v5,06/10] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/mbox/"},{"id":60609,"url":"https://patchwork.plctlab.org/api/1.2/patches/60609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/","msgid":"<20230222161609.239928-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:06","name":"[v5,07/10] DIGEST: Makefile.am: add new files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/mbox/"},{"id":60603,"url":"https://patchwork.plctlab.org/api/1.2/patches/60603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/","msgid":"<20230222161609.239928-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:07","name":"[v5,08/10] DIGEST: CRC-32/64 algorithms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/mbox/"},{"id":60605,"url":"https://patchwork.plctlab.org/api/1.2/patches/60605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/","msgid":"<20230222161609.239928-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:08","name":"[v5,09/10] DIGEST: ldmain.c: add CRC calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/mbox/"},{"id":60607,"url":"https://patchwork.plctlab.org/api/1.2/patches/60607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/","msgid":"<20230222161609.239928-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:09","name":"[v5,10/10] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/mbox/"},{"id":60774,"url":"https://patchwork.plctlab.org/api/1.2/patches/60774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:48:58","name":"Test SEC_HAS_CONTENTS before reading section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/mbox/"},{"id":60775,"url":"https://patchwork.plctlab.org/api/1.2/patches/60775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:28","name":"Test SEC_HAS_CONTENTS in relax routines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/mbox/"},{"id":60776,"url":"https://patchwork.plctlab.org/api/1.2/patches/60776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:58","name":"ip2k: don'\''t look at stab sections without relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/mbox/"},{"id":60777,"url":"https://patchwork.plctlab.org/api/1.2/patches/60777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:50:35","name":"dwarf1 .line SEC_HAS_CONTENTS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/mbox/"},{"id":60907,"url":"https://patchwork.plctlab.org/api/1.2/patches/60907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/","msgid":"<20230223110417.63915-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-23T11:04:17","name":"[v3] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/mbox/"},{"id":60908,"url":"https://patchwork.plctlab.org/api/1.2/patches/60908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/","msgid":"<20230223111115.3752443-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-23T11:11:15","name":"MIPS: support specify isa level when configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/mbox/"},{"id":60954,"url":"https://patchwork.plctlab.org/api/1.2/patches/60954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/","msgid":"<20230223124519.4228-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-23T12:45:19","name":"gas: Add --force-compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/mbox/"},{"id":61014,"url":"https://patchwork.plctlab.org/api/1.2/patches/61014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/","msgid":"<877651c1-3d70-6985-54b3-e4416bed3048@arm.com>","list_archive_url":null,"date":"2023-02-23T15:18:03","name":"[GAS,Aarch64] Add Binutils support for MEC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/mbox/"},{"id":61037,"url":"https://patchwork.plctlab.org/api/1.2/patches/61037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/","msgid":"<87bklkths4.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-23T17:26:19","name":"Commit: Better caching in elf_find_function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/mbox/"},{"id":61175,"url":"https://patchwork.plctlab.org/api/1.2/patches/61175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-24T07:53:39","name":"PR30155, ld segfault in _bfd_nearby_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/mbox/"},{"id":61302,"url":"https://patchwork.plctlab.org/api/1.2/patches/61302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:02:22","name":"gas: default .debug section compression method adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/mbox/"},{"id":61306,"url":"https://patchwork.plctlab.org/api/1.2/patches/61306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/","msgid":"<3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com>","list_archive_url":null,"date":"2023-02-24T13:08:25","name":"[1/2] x86: drop redundant calculation of EVEX broadcast size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/mbox/"},{"id":61307,"url":"https://patchwork.plctlab.org/api/1.2/patches/61307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:09:14","name":"[2/2] x86: use swap_2_operands() in build_vex_prefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/mbox/"},{"id":61506,"url":"https://patchwork.plctlab.org/api/1.2/patches/61506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/","msgid":"<87ilfqjb5y.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-25T10:23:53","name":"[PUSHED] Enable styling for GDB (Was: [PATCH] opcodes: style m68k disassembler output)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/mbox/"},{"id":61690,"url":"https://patchwork.plctlab.org/api/1.2/patches/61690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/","msgid":"<20230227005935.12270-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-27T00:59:35","name":"[v2] ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/mbox/"},{"id":61924,"url":"https://patchwork.plctlab.org/api/1.2/patches/61924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/","msgid":"<9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de>","list_archive_url":null,"date":"2023-02-27T11:43:09","name":"gas: Add --compress-debug-sections=force","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/mbox/"},{"id":61954,"url":"https://patchwork.plctlab.org/api/1.2/patches/61954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/","msgid":"<20230227134135.462271-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-27T13:41:35","name":"gas/testsuite: adjust another test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/mbox/"},{"id":62196,"url":"https://patchwork.plctlab.org/api/1.2/patches/62196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:04:56","name":"Another PE SEC_HAS_CONTENTS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/mbox/"},{"id":62197,"url":"https://patchwork.plctlab.org/api/1.2/patches/62197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:05:45","name":"Add some sanity checking in ECOFF lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/mbox/"},{"id":62198,"url":"https://patchwork.plctlab.org/api/1.2/patches/62198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:06:36","name":"Free ecoff debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/mbox/"},{"id":62205,"url":"https://patchwork.plctlab.org/api/1.2/patches/62205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/","msgid":"<20230228001633.3602-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:31","name":"[v2,1/3] gas: Unify parsing of --compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/mbox/"},{"id":62206,"url":"https://patchwork.plctlab.org/api/1.2/patches/62206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/","msgid":"<20230228001633.3602-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:32","name":"[v2,2/3] gas: Handle --compress-debug-sections=subopt1,subopt2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/mbox/"},{"id":62204,"url":"https://patchwork.plctlab.org/api/1.2/patches/62204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/","msgid":"<20230228001633.3602-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:33","name":"[v2,3/3] gas: Add --compress-debug-sections={heuristic-always, heuristic-sizewin}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/mbox/"},{"id":62220,"url":"https://patchwork.plctlab.org/api/1.2/patches/62220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:37:59","name":"chew.c printf of intptr_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/mbox/"},{"id":62640,"url":"https://patchwork.plctlab.org/api/1.2/patches/62640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/","msgid":"<2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-02-28T21:44:06","name":"opcodes/arm: adjust whitespace in cpsie instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/mbox/"},{"id":62664,"url":"https://patchwork.plctlab.org/api/1.2/patches/62664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/","msgid":"<20230228224937.3832887-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-02-28T22:49:37","name":"[needs,more,eyes] Relink also libopcodes and libgprofng to newly built libiberty.a","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"},{"id":17,"url":"https://patchwork.plctlab.org/api/1.2/bundles/17/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-03","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":62751,"url":"https://patchwork.plctlab.org/api/1.2/patches/62751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T03:59:18","name":"Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/mbox/"},{"id":62752,"url":"https://patchwork.plctlab.org/api/1.2/patches/62752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:03","name":"gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/mbox/"},{"id":62753,"url":"https://patchwork.plctlab.org/api/1.2/patches/62753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:36","name":"Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/mbox/"},{"id":62932,"url":"https://patchwork.plctlab.org/api/1.2/patches/62932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/","msgid":"<20230301144756.1847278-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:46","name":"[v6,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/mbox/"},{"id":62934,"url":"https://patchwork.plctlab.org/api/1.2/patches/62934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/","msgid":"<20230301144756.1847278-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:47","name":"[v6,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/mbox/"},{"id":62935,"url":"https://patchwork.plctlab.org/api/1.2/patches/62935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/","msgid":"<20230301144756.1847278-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:48","name":"[v6,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/mbox/"},{"id":62933,"url":"https://patchwork.plctlab.org/api/1.2/patches/62933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/","msgid":"<20230301144756.1847278-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:49","name":"[v6,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/mbox/"},{"id":62937,"url":"https://patchwork.plctlab.org/api/1.2/patches/62937/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/","msgid":"<20230301144756.1847278-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:50","name":"[v6,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/mbox/"},{"id":62941,"url":"https://patchwork.plctlab.org/api/1.2/patches/62941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/","msgid":"<20230301144756.1847278-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:51","name":"[v6,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/mbox/"},{"id":62939,"url":"https://patchwork.plctlab.org/api/1.2/patches/62939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/","msgid":"<20230301144756.1847278-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:52","name":"[v6,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/mbox/"},{"id":62940,"url":"https://patchwork.plctlab.org/api/1.2/patches/62940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/","msgid":"<20230301144756.1847278-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:53","name":"[v6,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/mbox/"},{"id":62944,"url":"https://patchwork.plctlab.org/api/1.2/patches/62944/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/","msgid":"<20230301144756.1847278-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:54","name":"[v6,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/mbox/"},{"id":62936,"url":"https://patchwork.plctlab.org/api/1.2/patches/62936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/","msgid":"<20230301144756.1847278-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:55","name":"[v6,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/mbox/"},{"id":62947,"url":"https://patchwork.plctlab.org/api/1.2/patches/62947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/","msgid":"<20230301144756.1847278-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:56","name":"[v6,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/mbox/"},{"id":62967,"url":"https://patchwork.plctlab.org/api/1.2/patches/62967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/","msgid":"<20230301154513.1850449-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:03","name":"[v7,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/mbox/"},{"id":62966,"url":"https://patchwork.plctlab.org/api/1.2/patches/62966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/","msgid":"<20230301154513.1850449-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:04","name":"[v7,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/mbox/"},{"id":62971,"url":"https://patchwork.plctlab.org/api/1.2/patches/62971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/","msgid":"<20230301154513.1850449-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:05","name":"[v7,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/mbox/"},{"id":62973,"url":"https://patchwork.plctlab.org/api/1.2/patches/62973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/","msgid":"<20230301154513.1850449-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:06","name":"[v7,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/mbox/"},{"id":62972,"url":"https://patchwork.plctlab.org/api/1.2/patches/62972/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/","msgid":"<20230301154513.1850449-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:07","name":"[v7,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/mbox/"},{"id":62974,"url":"https://patchwork.plctlab.org/api/1.2/patches/62974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/","msgid":"<20230301154513.1850449-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:08","name":"[v7,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/mbox/"},{"id":62968,"url":"https://patchwork.plctlab.org/api/1.2/patches/62968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/","msgid":"<20230301154513.1850449-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:09","name":"[v7,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/mbox/"},{"id":62994,"url":"https://patchwork.plctlab.org/api/1.2/patches/62994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/","msgid":"<20230301173022.1851188-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:19","name":"[v7,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/mbox/"},{"id":62997,"url":"https://patchwork.plctlab.org/api/1.2/patches/62997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/","msgid":"<20230301173022.1851188-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:20","name":"[v7,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/mbox/"},{"id":62995,"url":"https://patchwork.plctlab.org/api/1.2/patches/62995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/","msgid":"<20230301173022.1851188-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:21","name":"[v7,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/mbox/"},{"id":62996,"url":"https://patchwork.plctlab.org/api/1.2/patches/62996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/","msgid":"<20230301173022.1851188-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:22","name":"[v7,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/mbox/"},{"id":62999,"url":"https://patchwork.plctlab.org/api/1.2/patches/62999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/","msgid":"<20230301174325.1858522-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:15","name":"[v8,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/mbox/"},{"id":63002,"url":"https://patchwork.plctlab.org/api/1.2/patches/63002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/","msgid":"<20230301174325.1858522-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:16","name":"[v8,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/mbox/"},{"id":63000,"url":"https://patchwork.plctlab.org/api/1.2/patches/63000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/","msgid":"<20230301174325.1858522-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:17","name":"[v8,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/mbox/"},{"id":63001,"url":"https://patchwork.plctlab.org/api/1.2/patches/63001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/","msgid":"<20230301174325.1858522-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:18","name":"[v8,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/mbox/"},{"id":63005,"url":"https://patchwork.plctlab.org/api/1.2/patches/63005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/","msgid":"<20230301174325.1858522-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:19","name":"[v8,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/mbox/"},{"id":63006,"url":"https://patchwork.plctlab.org/api/1.2/patches/63006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/","msgid":"<20230301174325.1858522-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:20","name":"[v8,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/mbox/"},{"id":63007,"url":"https://patchwork.plctlab.org/api/1.2/patches/63007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/","msgid":"<20230301174325.1858522-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:21","name":"[v8,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/mbox/"},{"id":63008,"url":"https://patchwork.plctlab.org/api/1.2/patches/63008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/","msgid":"<20230301174325.1858522-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:22","name":"[v8,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/mbox/"},{"id":63010,"url":"https://patchwork.plctlab.org/api/1.2/patches/63010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/","msgid":"<20230301174325.1858522-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:23","name":"[v8,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/mbox/"},{"id":63011,"url":"https://patchwork.plctlab.org/api/1.2/patches/63011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/","msgid":"<20230301174325.1858522-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:24","name":"[v8,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/mbox/"},{"id":63004,"url":"https://patchwork.plctlab.org/api/1.2/patches/63004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/","msgid":"<20230301174325.1858522-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:25","name":"[v8,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/mbox/"},{"id":63103,"url":"https://patchwork.plctlab.org/api/1.2/patches/63103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:29","name":"Using .mri in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/mbox/"},{"id":63104,"url":"https://patchwork.plctlab.org/api/1.2/patches/63104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:58","name":"More bounds checking in macro_expand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/mbox/"},{"id":63167,"url":"https://patchwork.plctlab.org/api/1.2/patches/63167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/","msgid":"<20230302015222.291088-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-02T01:52:22","name":"[v2] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/mbox/"},{"id":63263,"url":"https://patchwork.plctlab.org/api/1.2/patches/63263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/","msgid":"<20230302080137.3346439-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:01:37","name":"elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/mbox/"},{"id":63267,"url":"https://patchwork.plctlab.org/api/1.2/patches/63267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/","msgid":"<20230302081452.3429908-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:14:52","name":"[RESEND] elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/mbox/"},{"id":63360,"url":"https://patchwork.plctlab.org/api/1.2/patches/63360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/","msgid":"<20230302112531.200647-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-02T11:25:31","name":"BPF relocations review / refactoring","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/mbox/"},{"id":63387,"url":"https://patchwork.plctlab.org/api/1.2/patches/63387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-02T12:01:25","name":"Don'\''t write zeros to a gap in the output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/mbox/"},{"id":63554,"url":"https://patchwork.plctlab.org/api/1.2/patches/63554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/","msgid":"<20230302201029.vflqmyjxh7qnyxa3@google.com>","list_archive_url":null,"date":"2023-03-02T20:10:29","name":"[v2] ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/mbox/"},{"id":63555,"url":"https://patchwork.plctlab.org/api/1.2/patches/63555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/","msgid":"<20230302201722.1304941-1-maskray@google.com>","list_archive_url":null,"date":"2023-03-02T20:17:22","name":"[v2] ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/mbox/"},{"id":63603,"url":"https://patchwork.plctlab.org/api/1.2/patches/63603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/","msgid":"<20230302220408.1925678-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:58","name":"[v9,01/11,gdb/testsuite] Fix gdb.rust/watch.exp on ppc64le","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/mbox/"},{"id":63598,"url":"https://patchwork.plctlab.org/api/1.2/patches/63598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/","msgid":"<20230302220408.1925678-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:59","name":"[v9,02/11] Remove value_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/mbox/"},{"id":63607,"url":"https://patchwork.plctlab.org/api/1.2/patches/63607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/","msgid":"<20230302220408.1925678-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:00","name":"[v9,03/11,gdb/testsuite] Fix gdb.python/py-breakpoint.exp timeouts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/mbox/"},{"id":63602,"url":"https://patchwork.plctlab.org/api/1.2/patches/63602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/","msgid":"<20230302220408.1925678-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:01","name":"[v9,04/11] gdb: add HtabPrinter to gdb-gdb.py.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/mbox/"},{"id":63608,"url":"https://patchwork.plctlab.org/api/1.2/patches/63608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/","msgid":"<20230302220408.1925678-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:02","name":"[v9,05/11] Automatic date update in version.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/mbox/"},{"id":63609,"url":"https://patchwork.plctlab.org/api/1.2/patches/63609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/","msgid":"<20230302220408.1925678-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:03","name":"[v9,06/11] Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/mbox/"},{"id":63599,"url":"https://patchwork.plctlab.org/api/1.2/patches/63599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/","msgid":"<20230302220408.1925678-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:04","name":"[v9,07/11] gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/mbox/"},{"id":63610,"url":"https://patchwork.plctlab.org/api/1.2/patches/63610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/","msgid":"<20230302220408.1925678-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:05","name":"[v9,08/11] Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/mbox/"},{"id":63606,"url":"https://patchwork.plctlab.org/api/1.2/patches/63606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/","msgid":"<20230302220408.1925678-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:06","name":"[v9,09/11,gdb/testsuite] Add another xfail case in gdb.python/py-record-btrace.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/mbox/"},{"id":63605,"url":"https://patchwork.plctlab.org/api/1.2/patches/63605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/","msgid":"<20230302220408.1925678-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:07","name":"[v9,10/11] Fix btrace regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/mbox/"},{"id":63601,"url":"https://patchwork.plctlab.org/api/1.2/patches/63601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/","msgid":"<20230302220408.1925678-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:08","name":"[v9,11/11] Fix typo with my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/mbox/"},{"id":63630,"url":"https://patchwork.plctlab.org/api/1.2/patches/63630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/","msgid":"<20230302231051.1928782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:41","name":"[v10,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/mbox/"},{"id":63632,"url":"https://patchwork.plctlab.org/api/1.2/patches/63632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/","msgid":"<20230302231051.1928782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:42","name":"[v10,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/mbox/"},{"id":63635,"url":"https://patchwork.plctlab.org/api/1.2/patches/63635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/","msgid":"<20230302231051.1928782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:43","name":"[v10,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/mbox/"},{"id":63633,"url":"https://patchwork.plctlab.org/api/1.2/patches/63633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/","msgid":"<20230302231051.1928782-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:44","name":"[v10,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/mbox/"},{"id":63631,"url":"https://patchwork.plctlab.org/api/1.2/patches/63631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/","msgid":"<20230302231051.1928782-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:45","name":"[v10,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/mbox/"},{"id":63636,"url":"https://patchwork.plctlab.org/api/1.2/patches/63636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/","msgid":"<20230302231051.1928782-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:46","name":"[v10,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/mbox/"},{"id":63634,"url":"https://patchwork.plctlab.org/api/1.2/patches/63634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/","msgid":"<20230302231051.1928782-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:47","name":"[v10,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/mbox/"},{"id":63640,"url":"https://patchwork.plctlab.org/api/1.2/patches/63640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/","msgid":"<20230302231051.1928782-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:48","name":"[v10,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/mbox/"},{"id":63642,"url":"https://patchwork.plctlab.org/api/1.2/patches/63642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/","msgid":"<20230302231051.1928782-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:49","name":"[v10,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/mbox/"},{"id":63641,"url":"https://patchwork.plctlab.org/api/1.2/patches/63641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/","msgid":"<20230302231051.1928782-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:50","name":"[v10,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/mbox/"},{"id":63644,"url":"https://patchwork.plctlab.org/api/1.2/patches/63644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/","msgid":"<20230302231051.1928782-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:51","name":"[v10,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/mbox/"},{"id":63749,"url":"https://patchwork.plctlab.org/api/1.2/patches/63749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:46:14","name":"binutils coff type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/mbox/"},{"id":63750,"url":"https://patchwork.plctlab.org/api/1.2/patches/63750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:47:11","name":"Tidy type handling in binutils/rdcoff.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/mbox/"},{"id":63885,"url":"https://patchwork.plctlab.org/api/1.2/patches/63885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T12:56:20","name":"[01/18] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/mbox/"},{"id":63887,"url":"https://patchwork.plctlab.org/api/1.2/patches/63887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/","msgid":"<3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:00","name":"[02/18] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/mbox/"},{"id":63889,"url":"https://patchwork.plctlab.org/api/1.2/patches/63889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/","msgid":"<242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:39","name":"[03/18] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/mbox/"},{"id":63892,"url":"https://patchwork.plctlab.org/api/1.2/patches/63892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/","msgid":"<2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:12","name":"[04/18] x86: use set_rex_vrex() also for short-form handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/mbox/"},{"id":63893,"url":"https://patchwork.plctlab.org/api/1.2/patches/63893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/","msgid":"<34990244-84ae-bd27-04c3-1632ad5d7841@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:33","name":"[05/18] x86: move more disp processing out of md_assemble()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/mbox/"},{"id":63895,"url":"https://patchwork.plctlab.org/api/1.2/patches/63895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/","msgid":"<83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com>","list_archive_url":null,"date":"2023-03-03T12:59:23","name":"[06/18] x86-64: adjust REX-prefix part of SSE2AVX test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/mbox/"},{"id":63896,"url":"https://patchwork.plctlab.org/api/1.2/patches/63896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/","msgid":"<462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:05","name":"[07/18] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/mbox/"},{"id":63897,"url":"https://patchwork.plctlab.org/api/1.2/patches/63897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/","msgid":"<7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:50","name":"[08/18] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/mbox/"},{"id":63898,"url":"https://patchwork.plctlab.org/api/1.2/patches/63898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/","msgid":"<5f7617d7-f545-cb43-e133-080abb5ede88@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:14","name":"[09/18] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/mbox/"},{"id":63899,"url":"https://patchwork.plctlab.org/api/1.2/patches/63899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/","msgid":"<42f27545-f571-c78f-415c-50817730faea@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:41","name":"[10/18] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/mbox/"},{"id":63900,"url":"https://patchwork.plctlab.org/api/1.2/patches/63900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:02:44","name":"[11/18] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/mbox/"},{"id":63902,"url":"https://patchwork.plctlab.org/api/1.2/patches/63902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/","msgid":"<689eb629-ad65-4611-2a22-ac0dea62590d@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:17","name":"[12/18] x86: decouple broadcast type and bytes fields","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/mbox/"},{"id":63903,"url":"https://patchwork.plctlab.org/api/1.2/patches/63903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/","msgid":"<3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:51","name":"[13/18] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/mbox/"},{"id":63904,"url":"https://patchwork.plctlab.org/api/1.2/patches/63904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/","msgid":"<433b1d03-2e38-8b3f-be46-c859e678959f@suse.com>","list_archive_url":null,"date":"2023-03-03T13:04:32","name":"[14/18] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/mbox/"},{"id":63905,"url":"https://patchwork.plctlab.org/api/1.2/patches/63905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:05:00","name":"[15/18] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/mbox/"},{"id":63906,"url":"https://patchwork.plctlab.org/api/1.2/patches/63906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/","msgid":"<14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com>","list_archive_url":null,"date":"2023-03-03T13:05:36","name":"[16/18] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/mbox/"},{"id":63907,"url":"https://patchwork.plctlab.org/api/1.2/patches/63907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/","msgid":"<10b9c1df-587e-e788-641b-43ccde48be21@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:25","name":"[17/18] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/mbox/"},{"id":63908,"url":"https://patchwork.plctlab.org/api/1.2/patches/63908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/","msgid":"<390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:56","name":"[RFC,18/18] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/mbox/"},{"id":63958,"url":"https://patchwork.plctlab.org/api/1.2/patches/63958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/","msgid":"<20230303144706.1977061-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:56","name":"[v11,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/mbox/"},{"id":63953,"url":"https://patchwork.plctlab.org/api/1.2/patches/63953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/","msgid":"<20230303144706.1977061-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:57","name":"[v11,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/mbox/"},{"id":63954,"url":"https://patchwork.plctlab.org/api/1.2/patches/63954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/","msgid":"<20230303144706.1977061-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:58","name":"[v11,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/mbox/"},{"id":63966,"url":"https://patchwork.plctlab.org/api/1.2/patches/63966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/","msgid":"<20230303144706.1977061-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:59","name":"[v11,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/mbox/"},{"id":63962,"url":"https://patchwork.plctlab.org/api/1.2/patches/63962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/","msgid":"<20230303144706.1977061-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:00","name":"[v11,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/mbox/"},{"id":63960,"url":"https://patchwork.plctlab.org/api/1.2/patches/63960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/","msgid":"<20230303144706.1977061-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:01","name":"[v11,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/mbox/"},{"id":63964,"url":"https://patchwork.plctlab.org/api/1.2/patches/63964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/","msgid":"<20230303144706.1977061-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:02","name":"[v11,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/mbox/"},{"id":63961,"url":"https://patchwork.plctlab.org/api/1.2/patches/63961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/","msgid":"<20230303144706.1977061-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:03","name":"[v11,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/mbox/"},{"id":63955,"url":"https://patchwork.plctlab.org/api/1.2/patches/63955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/","msgid":"<20230303144706.1977061-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:04","name":"[v11,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/mbox/"},{"id":63967,"url":"https://patchwork.plctlab.org/api/1.2/patches/63967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/","msgid":"<20230303144706.1977061-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:05","name":"[v11,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/mbox/"},{"id":63965,"url":"https://patchwork.plctlab.org/api/1.2/patches/63965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/","msgid":"<20230303144706.1977061-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:06","name":"[v11,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/mbox/"},{"id":64411,"url":"https://patchwork.plctlab.org/api/1.2/patches/64411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:27:44","name":"Correct objdump command line error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/mbox/"},{"id":64412,"url":"https://patchwork.plctlab.org/api/1.2/patches/64412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:12","name":"Move nm.c cached line number info to bfd usrdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/mbox/"},{"id":64413,"url":"https://patchwork.plctlab.org/api/1.2/patches/64413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:47","name":"Downgrade nm fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/mbox/"},{"id":64414,"url":"https://patchwork.plctlab.org/api/1.2/patches/64414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:30:37","name":"Downgrade addr2line fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/mbox/"},{"id":64415,"url":"https://patchwork.plctlab.org/api/1.2/patches/64415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:10","name":"Downgrade objdump fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/mbox/"},{"id":64416,"url":"https://patchwork.plctlab.org/api/1.2/patches/64416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:47","name":"Correct odd loop in ecoff lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/mbox/"},{"id":64418,"url":"https://patchwork.plctlab.org/api/1.2/patches/64418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:16","name":"More _bfd_ecoff_locate_line sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/mbox/"},{"id":64417,"url":"https://patchwork.plctlab.org/api/1.2/patches/64417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:45","name":"PR30198, Assertion and segfault when linking x86_64 elf and coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/mbox/"},{"id":64619,"url":"https://patchwork.plctlab.org/api/1.2/patches/64619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T11:46:27","name":"macho null dereference read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/mbox/"},{"id":64651,"url":"https://patchwork.plctlab.org/api/1.2/patches/64651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/","msgid":"<20230306133158.91917-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:48","name":"[v12,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/mbox/"},{"id":64652,"url":"https://patchwork.plctlab.org/api/1.2/patches/64652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/","msgid":"<20230306133158.91917-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:49","name":"[v12,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/mbox/"},{"id":64653,"url":"https://patchwork.plctlab.org/api/1.2/patches/64653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/","msgid":"<20230306133158.91917-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:50","name":"[v12,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/mbox/"},{"id":64657,"url":"https://patchwork.plctlab.org/api/1.2/patches/64657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/","msgid":"<20230306133158.91917-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:51","name":"[v12,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/mbox/"},{"id":64654,"url":"https://patchwork.plctlab.org/api/1.2/patches/64654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/","msgid":"<20230306133158.91917-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:52","name":"[v12,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/mbox/"},{"id":64655,"url":"https://patchwork.plctlab.org/api/1.2/patches/64655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/","msgid":"<20230306133158.91917-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:53","name":"[v12,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/mbox/"},{"id":64656,"url":"https://patchwork.plctlab.org/api/1.2/patches/64656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/","msgid":"<20230306133158.91917-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:54","name":"[v12,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/mbox/"},{"id":64658,"url":"https://patchwork.plctlab.org/api/1.2/patches/64658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/","msgid":"<20230306133158.91917-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:55","name":"[v12,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/mbox/"},{"id":64661,"url":"https://patchwork.plctlab.org/api/1.2/patches/64661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/","msgid":"<20230306133158.91917-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:56","name":"[v12,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/mbox/"},{"id":64660,"url":"https://patchwork.plctlab.org/api/1.2/patches/64660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/","msgid":"<20230306133158.91917-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:57","name":"[v12,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/mbox/"},{"id":64659,"url":"https://patchwork.plctlab.org/api/1.2/patches/64659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/","msgid":"<20230306133158.91917-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:58","name":"[v12,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/mbox/"},{"id":65273,"url":"https://patchwork.plctlab.org/api/1.2/patches/65273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/","msgid":"<20230307050431.288433-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-07T05:04:31","name":"[Review,is,needed] gprofng: read Dwarf 5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":65986,"url":"https://patchwork.plctlab.org/api/1.2/patches/65986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:14:51","name":"z8 and z80 coff_reloc16_extra_cases sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/mbox/"},{"id":65987,"url":"https://patchwork.plctlab.org/api/1.2/patches/65987/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:15:55","name":"Regen potfiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/mbox/"},{"id":66046,"url":"https://patchwork.plctlab.org/api/1.2/patches/66046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T07:28:51","name":"Tidy pe_ILF_build_a_bfd a little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/mbox/"},{"id":66183,"url":"https://patchwork.plctlab.org/api/1.2/patches/66183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/","msgid":"<20230308125441.356419-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-08T12:54:41","name":"[v1] DIGEST: Disable 64-bit CRC for 32-bit BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/mbox/"},{"id":66328,"url":"https://patchwork.plctlab.org/api/1.2/patches/66328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:07:35","name":"[1/4] gas: drop function pointer parameter from macro_init()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/mbox/"},{"id":66329,"url":"https://patchwork.plctlab.org/api/1.2/patches/66329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:08:17","name":"[2/4] gas: isolate macro_strip_at to macro.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/mbox/"},{"id":66332,"url":"https://patchwork.plctlab.org/api/1.2/patches/66332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/","msgid":"<0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com>","list_archive_url":null,"date":"2023-03-08T16:08:39","name":"[3/4] gas: use flag_mri directly in macro processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/mbox/"},{"id":66336,"url":"https://patchwork.plctlab.org/api/1.2/patches/66336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/","msgid":"<06908d40-8d11-9540-6932-efb4f54dba0f@suse.com>","list_archive_url":null,"date":"2023-03-08T16:09:22","name":"[4/4] gas: expose flag_macro_alternate globally","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/mbox/"},{"id":66649,"url":"https://patchwork.plctlab.org/api/1.2/patches/66649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/","msgid":"<20230309080446.24714-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-09T08:04:46","name":"RISC-V: Segment fault in riscv_elf_append_rela.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/mbox/"},{"id":66827,"url":"https://patchwork.plctlab.org/api/1.2/patches/66827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:16:39","name":"Allow frag address wrapping in absolute section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/mbox/"},{"id":66828,"url":"https://patchwork.plctlab.org/api/1.2/patches/66828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:17:26","name":"objdump: report no section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/mbox/"},{"id":67175,"url":"https://patchwork.plctlab.org/api/1.2/patches/67175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/","msgid":"<20230310000817.751962-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:11","name":"[v1,1/7] SECTOR: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/mbox/"},{"id":67174,"url":"https://patchwork.plctlab.org/api/1.2/patches/67174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/","msgid":"<20230310000817.751962-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:12","name":"[v1,2/7] SECTOR: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/mbox/"},{"id":67177,"url":"https://patchwork.plctlab.org/api/1.2/patches/67177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/","msgid":"<20230310000817.751962-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:13","name":"[v1,3/7] SECTOR: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/mbox/"},{"id":67179,"url":"https://patchwork.plctlab.org/api/1.2/patches/67179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/","msgid":"<20230310000817.751962-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:14","name":"[v1,4/7] SECTOR: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/mbox/"},{"id":67180,"url":"https://patchwork.plctlab.org/api/1.2/patches/67180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/","msgid":"<20230310000817.751962-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:15","name":"[v1,5/7] SECTOR: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/mbox/"},{"id":67176,"url":"https://patchwork.plctlab.org/api/1.2/patches/67176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/","msgid":"<20230310000817.751962-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:16","name":"[v1,6/7] SECTOR: add testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/mbox/"},{"id":67178,"url":"https://patchwork.plctlab.org/api/1.2/patches/67178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/","msgid":"<20230310000817.751962-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:17","name":"[v1,7/7] SECTOR: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/mbox/"},{"id":67202,"url":"https://patchwork.plctlab.org/api/1.2/patches/67202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-10T04:15:23","name":"eh static data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/mbox/"},{"id":67293,"url":"https://patchwork.plctlab.org/api/1.2/patches/67293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:25:27","name":"[v2,1/7] RISC-V: minor effort reduction in relocation specifier parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/mbox/"},{"id":67294,"url":"https://patchwork.plctlab.org/api/1.2/patches/67294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/","msgid":"<366e4dcf-e273-a321-dd38-7adf4212c901@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:00","name":"[v2,2/7] RISC-V: drop \"percent_op\" parameter from my_getOpcodeExpression()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/mbox/"},{"id":67296,"url":"https://patchwork.plctlab.org/api/1.2/patches/67296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/","msgid":"<5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:25","name":"[v2,3/7] RISC-V: avoid redundant and misleading/wrong error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/mbox/"},{"id":67297,"url":"https://patchwork.plctlab.org/api/1.2/patches/67297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:27:05","name":"[v2,4/7] RISC-V: don'\''t recognize bogus relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/mbox/"},{"id":67302,"url":"https://patchwork.plctlab.org/api/1.2/patches/67302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/","msgid":"<89f892c8-e378-b81c-7b13-322a7876a252@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:26","name":"[v2,5/7] RISC-V: relax post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/mbox/"},{"id":67301,"url":"https://patchwork.plctlab.org/api/1.2/patches/67301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/","msgid":"<756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:58","name":"[v2,6/7] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/mbox/"},{"id":67305,"url":"https://patchwork.plctlab.org/api/1.2/patches/67305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/","msgid":"<54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com>","list_archive_url":null,"date":"2023-03-10T09:28:23","name":"[v2,7/7] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/mbox/"},{"id":67308,"url":"https://patchwork.plctlab.org/api/1.2/patches/67308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/","msgid":"<150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com>","list_archive_url":null,"date":"2023-03-10T09:36:31","name":"[RFC] RISC-V: alter the special character used in FAKE_LABEL_NAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/mbox/"},{"id":67313,"url":"https://patchwork.plctlab.org/api/1.2/patches/67313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:43:48","name":"gas: apply md_register_arithmetic also to unary '\''+'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/mbox/"},{"id":67317,"url":"https://patchwork.plctlab.org/api/1.2/patches/67317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/","msgid":"<312cb612-378a-be36-6f6c-62df7313975d@suse.com>","list_archive_url":null,"date":"2023-03-10T10:11:28","name":"x86: drop identifier_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/mbox/"},{"id":67319,"url":"https://patchwork.plctlab.org/api/1.2/patches/67319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/","msgid":"<97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:22","name":"[v2,01/14] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/mbox/"},{"id":67320,"url":"https://patchwork.plctlab.org/api/1.2/patches/67320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/","msgid":"<8df023f9-58a5-dca7-badd-f3354ed18442@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:50","name":"[v2,02/14] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/mbox/"},{"id":67321,"url":"https://patchwork.plctlab.org/api/1.2/patches/67321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/","msgid":"<5771df73-12d8-e880-a051-86c09d6bdb06@suse.com>","list_archive_url":null,"date":"2023-03-10T10:20:26","name":"[v2,03/14] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/mbox/"},{"id":67322,"url":"https://patchwork.plctlab.org/api/1.2/patches/67322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:21:11","name":"[v2,04/14] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/mbox/"},{"id":67325,"url":"https://patchwork.plctlab.org/api/1.2/patches/67325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/","msgid":"<08829d31-820b-7dea-5609-de609bf69aa9@suse.com>","list_archive_url":null,"date":"2023-03-10T10:21:48","name":"[v2,05/14] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/mbox/"},{"id":67323,"url":"https://patchwork.plctlab.org/api/1.2/patches/67323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:22:16","name":"[v2,06/14] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/mbox/"},{"id":67326,"url":"https://patchwork.plctlab.org/api/1.2/patches/67326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/","msgid":"<667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com>","list_archive_url":null,"date":"2023-03-10T10:22:38","name":"[v2,07/14] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/mbox/"},{"id":67327,"url":"https://patchwork.plctlab.org/api/1.2/patches/67327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/","msgid":"<8d917f97-af55-11f3-a9f8-d5a209725336@suse.com>","list_archive_url":null,"date":"2023-03-10T10:23:40","name":"[v2,08/14] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/mbox/"},{"id":67328,"url":"https://patchwork.plctlab.org/api/1.2/patches/67328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/","msgid":"<010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:03","name":"[v2,09/14] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/mbox/"},{"id":67329,"url":"https://patchwork.plctlab.org/api/1.2/patches/67329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/","msgid":"<68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:53","name":"[v2,10/14] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/mbox/"},{"id":67330,"url":"https://patchwork.plctlab.org/api/1.2/patches/67330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:25:43","name":"[v2,11/14] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/mbox/"},{"id":67331,"url":"https://patchwork.plctlab.org/api/1.2/patches/67331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:26:03","name":"[v2,12/14] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/mbox/"},{"id":67332,"url":"https://patchwork.plctlab.org/api/1.2/patches/67332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/","msgid":"<2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com>","list_archive_url":null,"date":"2023-03-10T10:26:44","name":"[v2,13/14] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/mbox/"},{"id":67333,"url":"https://patchwork.plctlab.org/api/1.2/patches/67333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:27:47","name":"[RFC,v2,14/14] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/mbox/"},{"id":68729,"url":"https://patchwork.plctlab.org/api/1.2/patches/68729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/","msgid":"<20230313102216.355828-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-03-13T10:22:16","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/mbox/"},{"id":69242,"url":"https://patchwork.plctlab.org/api/1.2/patches/69242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:22","name":"gas/compress-debug.c init all of strm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/mbox/"},{"id":69243,"url":"https://patchwork.plctlab.org/api/1.2/patches/69243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:46","name":"gas/ecoff.c: don'\''t use zero struct copies to init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/mbox/"},{"id":69245,"url":"https://patchwork.plctlab.org/api/1.2/patches/69245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:09","name":"gas/dwarf2dbg.c init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/mbox/"},{"id":69244,"url":"https://patchwork.plctlab.org/api/1.2/patches/69244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:38","name":"gas .include and .incbin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/mbox/"},{"id":69246,"url":"https://patchwork.plctlab.org/api/1.2/patches/69246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:00","name":"gas/read.c: init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/mbox/"},{"id":69247,"url":"https://patchwork.plctlab.org/api/1.2/patches/69247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:31","name":"Sanity check read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/mbox/"},{"id":69248,"url":"https://patchwork.plctlab.org/api/1.2/patches/69248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:06:24","name":"objdump segfault after symbol table error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/mbox/"},{"id":69845,"url":"https://patchwork.plctlab.org/api/1.2/patches/69845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/","msgid":"<20230314220114.1117782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:12","name":"[v1,1/3] CHIP: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/mbox/"},{"id":69843,"url":"https://patchwork.plctlab.org/api/1.2/patches/69843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/","msgid":"<20230314220114.1117782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:13","name":"[v1,2/3] CHIP: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/mbox/"},{"id":69844,"url":"https://patchwork.plctlab.org/api/1.2/patches/69844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/","msgid":"<20230314220114.1117782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:14","name":"[v1,3/3] CHIP: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/mbox/"},{"id":70532,"url":"https://patchwork.plctlab.org/api/1.2/patches/70532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T00:58:20","name":"PR30217, dynamic relocations using local dynamic symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/mbox/"},{"id":70595,"url":"https://patchwork.plctlab.org/api/1.2/patches/70595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T07:01:08","name":"cpu/mem.opc whitespace tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/mbox/"},{"id":70703,"url":"https://patchwork.plctlab.org/api/1.2/patches/70703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/","msgid":"<20230316101736.482737-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:32","name":"[1/5] configure: add new target aarch64-*-nto*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/mbox/"},{"id":70705,"url":"https://patchwork.plctlab.org/api/1.2/patches/70705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/","msgid":"<20230316101736.482737-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:33","name":"[2/5] readelf: add support for QNT_STACK note subsections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/mbox/"},{"id":70706,"url":"https://patchwork.plctlab.org/api/1.2/patches/70706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/","msgid":"<20230316101736.482737-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:34","name":"[3/5] ld: add support of QNX stack arguments for aarch64nto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/mbox/"},{"id":70704,"url":"https://patchwork.plctlab.org/api/1.2/patches/70704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/","msgid":"<20230316101736.482737-5-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:35","name":"[4/5] ld/testsuite: add aarch64nto to ld-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/mbox/"},{"id":70707,"url":"https://patchwork.plctlab.org/api/1.2/patches/70707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/","msgid":"<20230316101736.482737-6-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:36","name":"[5/5] ld/testsuite: disable ilp32 tests for aarch64-qnx","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/mbox/"},{"id":70782,"url":"https://patchwork.plctlab.org/api/1.2/patches/70782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/","msgid":"<20230316132101.205752-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-03-16T13:21:01","name":"Re: Add --enable-linker-version option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/mbox/"},{"id":71031,"url":"https://patchwork.plctlab.org/api/1.2/patches/71031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/","msgid":"<20230317015323.567132-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-17T01:53:23","name":"RISC-V: Adjust the '\''print_insn'\'' return value of disassembling.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/mbox/"},{"id":71117,"url":"https://patchwork.plctlab.org/api/1.2/patches/71117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/","msgid":"","list_archive_url":null,"date":"2023-03-17T07:50:42","name":"Add support to readelf for the PT_OPENBSD_MUTABLE segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/mbox/"},{"id":71230,"url":"https://patchwork.plctlab.org/api/1.2/patches/71230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:41:27","name":"strange segfault i386-dis.c:9815:28","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/mbox/"},{"id":71234,"url":"https://patchwork.plctlab.org/api/1.2/patches/71234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:45:44","name":"Another source_sh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/mbox/"},{"id":71237,"url":"https://patchwork.plctlab.org/api/1.2/patches/71237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:46:10","name":"mach-o: out of memory in get_dynamic_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/mbox/"},{"id":71244,"url":"https://patchwork.plctlab.org/api/1.2/patches/71244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/","msgid":"<20230317105552.82190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-17T10:55:52","name":"RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/mbox/"},{"id":71345,"url":"https://patchwork.plctlab.org/api/1.2/patches/71345/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:44","name":"[1/2] Reloc howto access broken for BPF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/mbox/"},{"id":71346,"url":"https://patchwork.plctlab.org/api/1.2/patches/71346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-3-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:45","name":"[2/2] Changed ld and gas BPF tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/mbox/"},{"id":71521,"url":"https://patchwork.plctlab.org/api/1.2/patches/71521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/","msgid":"<20230317233448.1832535-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-17T23:34:48","name":"[Review,is,neded] gprofng: Use prototype to call libc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":71749,"url":"https://patchwork.plctlab.org/api/1.2/patches/71749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:02","name":"ctf segfaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/mbox/"},{"id":71751,"url":"https://patchwork.plctlab.org/api/1.2/patches/71751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:44","name":"Another sanity check for read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/mbox/"},{"id":71752,"url":"https://patchwork.plctlab.org/api/1.2/patches/71752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:52:25","name":"rewrite_elf_program_header and want_p_paddr_set_to_zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/mbox/"},{"id":71753,"url":"https://patchwork.plctlab.org/api/1.2/patches/71753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:04","name":"XCOFF archive sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/mbox/"},{"id":71754,"url":"https://patchwork.plctlab.org/api/1.2/patches/71754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:34","name":"Regen ld/po/BLD-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/mbox/"},{"id":71942,"url":"https://patchwork.plctlab.org/api/1.2/patches/71942/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/","msgid":"<20230320033444.2819-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-20T03:34:44","name":"[v2] RISC-V: Fix disassemble fetch fail return value.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/mbox/"},{"id":72083,"url":"https://patchwork.plctlab.org/api/1.2/patches/72083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-20T10:33:27","name":"libctf: unused variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/mbox/"},{"id":72295,"url":"https://patchwork.plctlab.org/api/1.2/patches/72295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/","msgid":"<20230320170313.354203-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-20T17:03:13","name":"x86: Check unbalanced braces in memory reference","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/mbox/"},{"id":72904,"url":"https://patchwork.plctlab.org/api/1.2/patches/72904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/","msgid":"<20230321142839.672428-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:39","name":"[1/3] bfd: aarch64: Refactor stub sizing code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/mbox/"},{"id":72903,"url":"https://patchwork.plctlab.org/api/1.2/patches/72903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/","msgid":"<20230321142848.672474-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:48","name":"[2/3] bfd: aarch64: Fix stubs that may break BTI PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/mbox/"},{"id":72905,"url":"https://patchwork.plctlab.org/api/1.2/patches/72905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/","msgid":"<20230321142857.672520-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:57","name":"[3/3] bfd: aarch64: Optimize BTI stubs PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/mbox/"},{"id":73096,"url":"https://patchwork.plctlab.org/api/1.2/patches/73096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:11","name":"gas: expand_irp memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/mbox/"},{"id":73098,"url":"https://patchwork.plctlab.org/api/1.2/patches/73098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:56","name":"XCOFF: use bfd_coff_close_and_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/mbox/"},{"id":73100,"url":"https://patchwork.plctlab.org/api/1.2/patches/73100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:41:38","name":"PE fake section for C_SECTION syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/mbox/"},{"id":73101,"url":"https://patchwork.plctlab.org/api/1.2/patches/73101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:47:09","name":"PR17910 sym string offset check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/mbox/"},{"id":73102,"url":"https://patchwork.plctlab.org/api/1.2/patches/73102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:48:01","name":"Sanity check coff-sh and coff-mcore sym string offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/mbox/"},{"id":73105,"url":"https://patchwork.plctlab.org/api/1.2/patches/73105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T23:10:52","name":"Remove unnecessary memsets in sframe-dump.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/mbox/"},{"id":73115,"url":"https://patchwork.plctlab.org/api/1.2/patches/73115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-22T00:13:39","name":"coff_get_normalized_symtab bfd_release","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/mbox/"},{"id":73996,"url":"https://patchwork.plctlab.org/api/1.2/patches/73996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/","msgid":"<20230323105959.1449936-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-23T10:59:59","name":"MIPS: fix loongson3 llsc workaround","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/mbox/"},{"id":74094,"url":"https://patchwork.plctlab.org/api/1.2/patches/74094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-23T14:30:15","name":"Arm64/ELF: accept relocations against STN_UNDEF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/mbox/"},{"id":74480,"url":"https://patchwork.plctlab.org/api/1.2/patches/74480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:33:11","name":"Tidy dwarf1 cached section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/mbox/"},{"id":74481,"url":"https://patchwork.plctlab.org/api/1.2/patches/74481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:35:25","name":"Tidy string_ptr increment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/mbox/"},{"id":74544,"url":"https://patchwork.plctlab.org/api/1.2/patches/74544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:22","name":"[1/4] libctf: fix assertion failure with no system qsort_r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/mbox/"},{"id":74545,"url":"https://patchwork.plctlab.org/api/1.2/patches/74545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:23","name":"[2/4] libctf: work around an uninitialized variable warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/mbox/"},{"id":74547,"url":"https://patchwork.plctlab.org/api/1.2/patches/74547/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:24","name":"[3/4] libctf: fix a comment typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/mbox/"},{"id":74546,"url":"https://patchwork.plctlab.org/api/1.2/patches/74546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:25","name":"[4/4] libctf: get the offsets of fields of unnamed structs/unions right","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/mbox/"},{"id":74560,"url":"https://patchwork.plctlab.org/api/1.2/patches/74560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-03-24T14:02:55","name":"[Bug,gold/30187] ld.bfd and ld.gold versions in .comment section of ELF files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/mbox/"},{"id":74795,"url":"https://patchwork.plctlab.org/api/1.2/patches/74795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/","msgid":"<20230325004113.22673-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:11","name":"[1/3] RISC-V: Extract the ld code which are too complicated, and may be reused.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/mbox/"},{"id":74798,"url":"https://patchwork.plctlab.org/api/1.2/patches/74798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/","msgid":"<20230325004113.22673-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:12","name":"[2/3] RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/mbox/"},{"id":74796,"url":"https://patchwork.plctlab.org/api/1.2/patches/74796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/","msgid":"<20230325004113.22673-3-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:13","name":"[3/3] RISC-V: PR28789, Reject R_RISCV_PCREL relocations with ABS symbol in PIC/PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/mbox/"},{"id":75166,"url":"https://patchwork.plctlab.org/api/1.2/patches/75166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/","msgid":"<20230326231111.3207581-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-26T23:11:11","name":"[Review,is,neded] gprofng: 30089 [display text] Invalid number of threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":75242,"url":"https://patchwork.plctlab.org/api/1.2/patches/75242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:06","name":"[RFC,v2,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/mbox/"},{"id":75245,"url":"https://patchwork.plctlab.org/api/1.2/patches/75245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:07","name":"[RFC,v2,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/mbox/"},{"id":75347,"url":"https://patchwork.plctlab.org/api/1.2/patches/75347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:24:01","name":"XCOFF sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/mbox/"},{"id":75348,"url":"https://patchwork.plctlab.org/api/1.2/patches/75348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:25:40","name":"Duplicate DW_AT_call_file leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/mbox/"},{"id":75350,"url":"https://patchwork.plctlab.org/api/1.2/patches/75350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:27:40","name":"coffgrok access of u.auxent.x_sym.x_tagndx.p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/mbox/"},{"id":75351,"url":"https://patchwork.plctlab.org/api/1.2/patches/75351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:28:17","name":"Set proper union selector tag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/mbox/"},{"id":75353,"url":"https://patchwork.plctlab.org/api/1.2/patches/75353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:31:59","name":"Use stdint types in coff internal_auxent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/mbox/"},{"id":75354,"url":"https://patchwork.plctlab.org/api/1.2/patches/75354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:32:42","name":"Remove coff_pointerize_aux table_end param","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/mbox/"},{"id":75355,"url":"https://patchwork.plctlab.org/api/1.2/patches/75355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:33:28","name":"Tidy tc-ppc.c XCOFF auxent access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/mbox/"},{"id":75768,"url":"https://patchwork.plctlab.org/api/1.2/patches/75768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T02:09:20","name":"ubsan: elfnn-aarch64.c:4595:19: runtime error: load of value 190","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/mbox/"},{"id":75974,"url":"https://patchwork.plctlab.org/api/1.2/patches/75974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T10:37:26","name":"Avoid undefined behaviour in m68hc11 md_begin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/mbox/"},{"id":76299,"url":"https://patchwork.plctlab.org/api/1.2/patches/76299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/","msgid":"<20230328230249.274759-2-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:47","name":"[1/3] Add Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/mbox/"},{"id":76298,"url":"https://patchwork.plctlab.org/api/1.2/patches/76298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/","msgid":"<20230328230249.274759-3-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:48","name":"[2/3] Add rotation instructions to allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/mbox/"},{"id":76300,"url":"https://patchwork.plctlab.org/api/1.2/patches/76300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/","msgid":"<20230328230249.274759-4-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:49","name":"[3/3] Adding more instructions to Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/mbox/"},{"id":76303,"url":"https://patchwork.plctlab.org/api/1.2/patches/76303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T23:20:07","name":"ld testsuite CFLAGS_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/mbox/"},{"id":76347,"url":"https://patchwork.plctlab.org/api/1.2/patches/76347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-29T02:50:59","name":"Sanity check section size in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/mbox/"},{"id":76561,"url":"https://patchwork.plctlab.org/api/1.2/patches/76561/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/","msgid":"<2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de>","list_archive_url":null,"date":"2023-03-29T12:44:50","name":"RFC: Add ELF note for description with JSON data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/mbox/"},{"id":76636,"url":"https://patchwork.plctlab.org/api/1.2/patches/76636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/","msgid":"<87v8ijmxjh.fsf@redhat.com>","list_archive_url":null,"date":"2023-03-29T14:39:46","name":"RFC: Can static executables contain relocations against symbols ?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/mbox/"},{"id":76860,"url":"https://patchwork.plctlab.org/api/1.2/patches/76860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T00:08:03","name":"[COMMITTED] Fix typo in ld manual --enable-non-contiguous-regions example","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/mbox/"},{"id":76881,"url":"https://patchwork.plctlab.org/api/1.2/patches/76881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:48:57","name":"Tidy memory on addr2line failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/mbox/"},{"id":76882,"url":"https://patchwork.plctlab.org/api/1.2/patches/76882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:49:29","name":"Tidy leaked objcopy memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/mbox/"},{"id":76887,"url":"https://patchwork.plctlab.org/api/1.2/patches/76887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:50:10","name":"Fix memory leak in bfd_get_debug_link_info_1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/mbox/"},{"id":77007,"url":"https://patchwork.plctlab.org/api/1.2/patches/77007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/","msgid":"<20230330101245.3327499-1-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:12:45","name":"aarch64: Add sme-i16i64 and sme-f64f64 aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/mbox/"},{"id":77019,"url":"https://patchwork.plctlab.org/api/1.2/patches/77019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:17","name":"[01/43] aarch64: Fix PSEL opcode mask","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/mbox/"},{"id":77024,"url":"https://patchwork.plctlab.org/api/1.2/patches/77024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:18","name":"[02/43] aarch64: Restrict range of PRFM opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/mbox/"},{"id":77016,"url":"https://patchwork.plctlab.org/api/1.2/patches/77016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:19","name":"[03/43] aarch64: Fix SVE2 register/immediate distinction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/mbox/"},{"id":77017,"url":"https://patchwork.plctlab.org/api/1.2/patches/77017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:20","name":"[04/43] aarch64: Make SME instructions use F_STRICT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/mbox/"},{"id":77031,"url":"https://patchwork.plctlab.org/api/1.2/patches/77031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:21","name":"[05/43] aarch64: Use aarch64_operand_error more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/mbox/"},{"id":77021,"url":"https://patchwork.plctlab.org/api/1.2/patches/77021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-7-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:22","name":"[06/43] aarch64: Rename REG_TYPE_ZA* to REG_TYPE_ZAT*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/mbox/"},{"id":77018,"url":"https://patchwork.plctlab.org/api/1.2/patches/77018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:23","name":"[07/43] aarch64: Add REG_TYPE_ZATHV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/mbox/"},{"id":77020,"url":"https://patchwork.plctlab.org/api/1.2/patches/77020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-9-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:24","name":"[08/43] aarch64: Move vectype_to_qualifier further up","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/mbox/"},{"id":77022,"url":"https://patchwork.plctlab.org/api/1.2/patches/77022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-10-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:25","name":"[09/43] aarch64: Rework parse_typed_reg interface","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/mbox/"},{"id":77027,"url":"https://patchwork.plctlab.org/api/1.2/patches/77027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:26","name":"[10/43] aarch64: Reuse parse_typed_reg for ZA tiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/mbox/"},{"id":77037,"url":"https://patchwork.plctlab.org/api/1.2/patches/77037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:27","name":"[11/43] aarch64: Consolidate ZA tile range checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/mbox/"},{"id":77034,"url":"https://patchwork.plctlab.org/api/1.2/patches/77034/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-13-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:28","name":"[12/43] aarch64: Treat ZA as a register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/mbox/"},{"id":77029,"url":"https://patchwork.plctlab.org/api/1.2/patches/77029/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:29","name":"[13/43] aarch64: Rename za_tile_vector to za_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/mbox/"},{"id":77043,"url":"https://patchwork.plctlab.org/api/1.2/patches/77043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-15-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:30","name":"[14/43] aarch64: Make indexed_za use 64-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/mbox/"},{"id":77041,"url":"https://patchwork.plctlab.org/api/1.2/patches/77041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-16-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:31","name":"[15/43] aarch64: Pass aarch64_indexed_za to parsers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/mbox/"},{"id":77045,"url":"https://patchwork.plctlab.org/api/1.2/patches/77045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-17-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:32","name":"[16/43] aarch64: Move ZA range checks to aarch64-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/mbox/"},{"id":77048,"url":"https://patchwork.plctlab.org/api/1.2/patches/77048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-18-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:33","name":"[17/43] aarch64: Consolidate ZA slice parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/mbox/"},{"id":77046,"url":"https://patchwork.plctlab.org/api/1.2/patches/77046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-19-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:34","name":"[18/43] aarch64: Commonise index parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/mbox/"},{"id":77053,"url":"https://patchwork.plctlab.org/api/1.2/patches/77053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-20-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:35","name":"[19/43] aarch64: Move w12-w15 range check to libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/mbox/"},{"id":77032,"url":"https://patchwork.plctlab.org/api/1.2/patches/77032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-21-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:36","name":"[20/43] aarch64: Tweak error for missing immediate offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/mbox/"},{"id":77058,"url":"https://patchwork.plctlab.org/api/1.2/patches/77058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-22-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:37","name":"[21/43] aarch64: Tweak errors for base & offset registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/mbox/"},{"id":77056,"url":"https://patchwork.plctlab.org/api/1.2/patches/77056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:38","name":"[22/43] aarch64: Tweak parsing of integer & FP registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/mbox/"},{"id":77052,"url":"https://patchwork.plctlab.org/api/1.2/patches/77052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:39","name":"[23/43] aarch64: Improve errors for malformed register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/mbox/"},{"id":77064,"url":"https://patchwork.plctlab.org/api/1.2/patches/77064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:40","name":"[24/43] aarch64: Try to avoid inappropriate default errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/mbox/"},{"id":77070,"url":"https://patchwork.plctlab.org/api/1.2/patches/77070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:41","name":"[25/43] aarch64: Rework reporting of failed register checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/mbox/"},{"id":77050,"url":"https://patchwork.plctlab.org/api/1.2/patches/77050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-27-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:42","name":"[26/43] aarch64: Update operand_mismatch_kind_names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/mbox/"},{"id":77054,"url":"https://patchwork.plctlab.org/api/1.2/patches/77054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-28-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:43","name":"[27/43] aarch64: Deprioritise AARCH64_OPDE_REG_LIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/mbox/"},{"id":77042,"url":"https://patchwork.plctlab.org/api/1.2/patches/77042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-29-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:44","name":"[28/43] aarch64: Add an error code for out-of-range registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/mbox/"},{"id":77060,"url":"https://patchwork.plctlab.org/api/1.2/patches/77060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-30-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:45","name":"[29/43] aarch64: Commonise checks for index operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/mbox/"},{"id":77066,"url":"https://patchwork.plctlab.org/api/1.2/patches/77066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-31-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:46","name":"[30/43] aarch64: Add an operand class for SVE register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/mbox/"},{"id":77067,"url":"https://patchwork.plctlab.org/api/1.2/patches/77067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-32-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:47","name":"[31/43] aarch64: Make AARCH64_OPDE_REG_LIST take a bitfield","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/mbox/"},{"id":77047,"url":"https://patchwork.plctlab.org/api/1.2/patches/77047/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-33-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:48","name":"[32/43] aarch64: Tweak register list errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/mbox/"},{"id":77072,"url":"https://patchwork.plctlab.org/api/1.2/patches/77072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-34-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:49","name":"[33/43] aarch64: Try to report invalid variants against the closest match","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/mbox/"},{"id":77051,"url":"https://patchwork.plctlab.org/api/1.2/patches/77051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-35-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:50","name":"[34/43] aarch64: Tweak priorities of parsing-related errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/mbox/"},{"id":77079,"url":"https://patchwork.plctlab.org/api/1.2/patches/77079/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-36-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:51","name":"[35/43] aarch64: Rename aarch64-tbl.h OP_SME_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/mbox/"},{"id":77055,"url":"https://patchwork.plctlab.org/api/1.2/patches/77055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-37-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:52","name":"[36/43] aarch64: Reorder some OP_SVE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/mbox/"},{"id":77082,"url":"https://patchwork.plctlab.org/api/1.2/patches/77082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-38-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:53","name":"[37/43] aarch64: Add a aarch64_cpu_supports_inst_p helper","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/mbox/"},{"id":77068,"url":"https://patchwork.plctlab.org/api/1.2/patches/77068/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-39-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:54","name":"[38/43] aarch64: Rename some of GAS'\''s REG_TYPE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/mbox/"},{"id":77073,"url":"https://patchwork.plctlab.org/api/1.2/patches/77073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-40-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:55","name":"[39/43] aarch64: Regularise FLD_* suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/mbox/"},{"id":77084,"url":"https://patchwork.plctlab.org/api/1.2/patches/77084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-41-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:56","name":"[40/43] aarch64: Resync field names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/mbox/"},{"id":77077,"url":"https://patchwork.plctlab.org/api/1.2/patches/77077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-42-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:57","name":"[41/43] aarch64: Sort fields alphanumerically","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/mbox/"},{"id":77063,"url":"https://patchwork.plctlab.org/api/1.2/patches/77063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-43-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:58","name":"[42/43] aarch64: Add support for strided register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/mbox/"},{"id":77078,"url":"https://patchwork.plctlab.org/api/1.2/patches/77078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-44-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:59","name":"[43/43] aarch64: Prefer register ranges & support wrapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/mbox/"},{"id":77086,"url":"https://patchwork.plctlab.org/api/1.2/patches/77086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:16","name":"[01/31] aarch64: Add +sme2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/mbox/"},{"id":77090,"url":"https://patchwork.plctlab.org/api/1.2/patches/77090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:17","name":"[02/31] aarch64: Add a _10 suffix to FLD_imm3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/mbox/"},{"id":77076,"url":"https://patchwork.plctlab.org/api/1.2/patches/77076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:18","name":"[03/31] aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/mbox/"},{"id":77083,"url":"https://patchwork.plctlab.org/api/1.2/patches/77083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:19","name":"[04/31] aarch64: Add support for vgx2 and vgx4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/mbox/"},{"id":77081,"url":"https://patchwork.plctlab.org/api/1.2/patches/77081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:20","name":"[05/31] aarch64; Add support for vector offset ranges","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/mbox/"},{"id":77085,"url":"https://patchwork.plctlab.org/api/1.2/patches/77085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:22","name":"[07/31] aarch64: Add the SME2 MOVA instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/mbox/"},{"id":77071,"url":"https://patchwork.plctlab.org/api/1.2/patches/77071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:25","name":"[10/31] aarch64: Add the SME2 ZT0 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/mbox/"},{"id":77080,"url":"https://patchwork.plctlab.org/api/1.2/patches/77080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:26","name":"[11/31] aarch64: Add the SME2 ADD and SUB instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/mbox/"},{"id":77087,"url":"https://patchwork.plctlab.org/api/1.2/patches/77087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:28","name":"[13/31] aarch64: Add the SME2 FMLA and FMLS instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/mbox/"},{"id":77093,"url":"https://patchwork.plctlab.org/api/1.2/patches/77093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:37","name":"[22/31] aarch64: Add the SME2 saturating conversion instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/mbox/"},{"id":77091,"url":"https://patchwork.plctlab.org/api/1.2/patches/77091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:38","name":"[23/31] aarch64: Add the SME2 shift instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/mbox/"},{"id":77095,"url":"https://patchwork.plctlab.org/api/1.2/patches/77095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:39","name":"[24/31] aarch64: Add the SME2 UNPK instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/mbox/"},{"id":77092,"url":"https://patchwork.plctlab.org/api/1.2/patches/77092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:40","name":"[25/31] aarch64: Add the SME2 UZP and ZIP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/mbox/"},{"id":77097,"url":"https://patchwork.plctlab.org/api/1.2/patches/77097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:27","name":"[RFC,v3,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/mbox/"},{"id":77098,"url":"https://patchwork.plctlab.org/api/1.2/patches/77098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:28","name":"[RFC,v3,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/mbox/"},{"id":77244,"url":"https://patchwork.plctlab.org/api/1.2/patches/77244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T16:02:22","name":"aarch64: Remove stray reglist variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/mbox/"},{"id":77311,"url":"https://patchwork.plctlab.org/api/1.2/patches/77311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/","msgid":"<20230330164214.735462-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-30T16:42:14","name":"lto: Don'\''t add indirect symbols for versioned aliases in IR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/mbox/"},{"id":77350,"url":"https://patchwork.plctlab.org/api/1.2/patches/77350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:37","name":"[RFC,v4,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/mbox/"},{"id":77351,"url":"https://patchwork.plctlab.org/api/1.2/patches/77351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:38","name":"[RFC,v4,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/mbox/"},{"id":77708,"url":"https://patchwork.plctlab.org/api/1.2/patches/77708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:04:54","name":"[1/3] x86: parse_real_register() does not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/mbox/"},{"id":77709,"url":"https://patchwork.plctlab.org/api/1.2/patches/77709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:05:53","name":"[2/3] x86: parse_register() must not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/mbox/"},{"id":77710,"url":"https://patchwork.plctlab.org/api/1.2/patches/77710/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:07:04","name":"[3/3] gas: document that get_symbol_name() can clobber the input buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/mbox/"},{"id":77794,"url":"https://patchwork.plctlab.org/api/1.2/patches/77794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T14:19:21","name":"bfd+ld: when / whether to generate .c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/mbox/"},{"id":20,"url":"https://patchwork.plctlab.org/api/1.2/bundles/20/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-04","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":78307,"url":"https://patchwork.plctlab.org/api/1.2/patches/78307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:22:30","name":"Memory leak in process_abbrev_set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/mbox/"},{"id":78308,"url":"https://patchwork.plctlab.org/api/1.2/patches/78308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:03","name":"rddbg.c stabs FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/mbox/"},{"id":78309,"url":"https://patchwork.plctlab.org/api/1.2/patches/78309/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:33","name":"ubsan: aarch64 parse_vector_reg_list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/mbox/"},{"id":78310,"url":"https://patchwork.plctlab.org/api/1.2/patches/78310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:24:11","name":"asan: heap buffer overflow printing ecoff debug info file name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/mbox/"},{"id":78375,"url":"https://patchwork.plctlab.org/api/1.2/patches/78375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/","msgid":"<20230403071118.2097883-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-03T07:11:18","name":"Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/mbox/"},{"id":78496,"url":"https://patchwork.plctlab.org/api/1.2/patches/78496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/","msgid":"<20230403110635.23391-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-03T11:06:35","name":"[v2] MIPS: the default output fellows triple and with-arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/mbox/"},{"id":78553,"url":"https://patchwork.plctlab.org/api/1.2/patches/78553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-03T13:44:04","name":"asan: csky floatformat_to_double uninitialised value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/mbox/"},{"id":78838,"url":"https://patchwork.plctlab.org/api/1.2/patches/78838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-04T03:49:07","name":"Use bfd_alloc memory for read_debugging_info storage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/mbox/"},{"id":78868,"url":"https://patchwork.plctlab.org/api/1.2/patches/78868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/","msgid":"<9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:15","name":"[1/8] x86: move fetch error handling into a helper function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/mbox/"},{"id":78869,"url":"https://patchwork.plctlab.org/api/1.2/patches/78869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/","msgid":"<39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:37","name":"[2/8] x86: change fetch error handling in top-level function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/mbox/"},{"id":78870,"url":"https://patchwork.plctlab.org/api/1.2/patches/78870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/","msgid":"<838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:59:17","name":"[3/8] x86: change fetch error handling in ckprefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/mbox/"},{"id":78871,"url":"https://patchwork.plctlab.org/api/1.2/patches/78871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T06:59:49","name":"[4/8] x86: change fetch error handling in get_valid_dis386()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/mbox/"},{"id":78872,"url":"https://patchwork.plctlab.org/api/1.2/patches/78872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/","msgid":"<3231104b-ffc0-e471-79be-f18e14c3264e@suse.com>","list_archive_url":null,"date":"2023-04-04T07:00:24","name":"[5/8] x86: change fetch error handling when processing operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/mbox/"},{"id":78873,"url":"https://patchwork.plctlab.org/api/1.2/patches/78873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T07:00:46","name":"[6/8] x86: change fetch error handling for get()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/mbox/"},{"id":78874,"url":"https://patchwork.plctlab.org/api/1.2/patches/78874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/","msgid":"<9375ae85-ac76-2081-547d-55803c97aadf@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:04","name":"[7/8] x86: drop use of setjmp() from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/mbox/"},{"id":78875,"url":"https://patchwork.plctlab.org/api/1.2/patches/78875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/","msgid":"<4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:31","name":"[8/8] x86: drop (explicit) BFD64 dependency from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/mbox/"},{"id":79194,"url":"https://patchwork.plctlab.org/api/1.2/patches/79194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-04-04T15:07:13","name":"bfd: add version check to makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":79999,"url":"https://patchwork.plctlab.org/api/1.2/patches/79999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:09","name":"objcopy write_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/mbox/"},{"id":80000,"url":"https://patchwork.plctlab.org/api/1.2/patches/80000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:37","name":"gas/write.c use better types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/mbox/"},{"id":80002,"url":"https://patchwork.plctlab.org/api/1.2/patches/80002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:24","name":"objdump -g on gcc COFF/PE files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/mbox/"},{"id":80003,"url":"https://patchwork.plctlab.org/api/1.2/patches/80003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:48","name":"objdump print_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/mbox/"},{"id":80108,"url":"https://patchwork.plctlab.org/api/1.2/patches/80108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/","msgid":"<20230406071732.2092853-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-06T07:17:32","name":"[v2] Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/mbox/"},{"id":80642,"url":"https://patchwork.plctlab.org/api/1.2/patches/80642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/","msgid":"<20230407032809.3763561-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-07T03:28:09","name":"x86: Add inval tests for AMX instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/mbox/"},{"id":80675,"url":"https://patchwork.plctlab.org/api/1.2/patches/80675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/","msgid":"<20230407073501.66953-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-04-07T07:35:01","name":"Add unclosed macros.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/mbox/"},{"id":81057,"url":"https://patchwork.plctlab.org/api/1.2/patches/81057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:24","name":"[1/3] libctf, tests: do not assume host and target have identical field offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/mbox/"},{"id":81059,"url":"https://patchwork.plctlab.org/api/1.2/patches/81059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:25","name":"[2/3] libctf: propagate errors from parents correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/mbox/"},{"id":81058,"url":"https://patchwork.plctlab.org/api/1.2/patches/81058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:26","name":"[3/3] libctf, link: fix CU-mapped links with CTF_LINK_EMPTY_CU_MAPPINGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/mbox/"},{"id":81328,"url":"https://patchwork.plctlab.org/api/1.2/patches/81328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/","msgid":"<745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org>","list_archive_url":null,"date":"2023-04-09T22:55:13","name":"bfd: optimize bfd_elf_hash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/mbox/"},{"id":81368,"url":"https://patchwork.plctlab.org/api/1.2/patches/81368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/","msgid":"<20230410065101.822124-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-10T06:51:01","name":"[v3] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/mbox/"},{"id":82223,"url":"https://patchwork.plctlab.org/api/1.2/patches/82223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:09","name":"Comment typo fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/mbox/"},{"id":82224,"url":"https://patchwork.plctlab.org/api/1.2/patches/82224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:44","name":"pe_ILF_object_p and bfd_check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/mbox/"},{"id":82225,"url":"https://patchwork.plctlab.org/api/1.2/patches/82225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:33:14","name":"Fail of x86_64 AMX-COMPLEX insns (Intel disassembly)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/mbox/"},{"id":82226,"url":"https://patchwork.plctlab.org/api/1.2/patches/82226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:34:08","name":"ubsan: dwarf2.c:2232:7: runtime error: index 16 out of bounds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/mbox/"},{"id":82246,"url":"https://patchwork.plctlab.org/api/1.2/patches/82246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T05:11:42","name":"PR30326, uninitialised value in objdump compare_relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/mbox/"},{"id":82545,"url":"https://patchwork.plctlab.org/api/1.2/patches/82545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/","msgid":"<20230412154444.1741657-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-12T15:44:44","name":"[committed] arc: remove faulty instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/mbox/"},{"id":82801,"url":"https://patchwork.plctlab.org/api/1.2/patches/82801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-13T05:40:30","name":"Preserve a few more bfd fields in check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/mbox/"},{"id":82831,"url":"https://patchwork.plctlab.org/api/1.2/patches/82831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/","msgid":"<20230413070544.1961068-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:05:44","name":"[committed] arc: Update GAS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/mbox/"},{"id":82839,"url":"https://patchwork.plctlab.org/api/1.2/patches/82839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/","msgid":"<20230413073144.1973667-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:31:44","name":"[committed] arc: Update ARC'\''s CFI tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/mbox/"},{"id":82843,"url":"https://patchwork.plctlab.org/api/1.2/patches/82843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/","msgid":"<20230413074914.354662-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-04-13T07:49:14","name":"ld: build libdep plugin only when shared library support is enabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/mbox/"},{"id":82854,"url":"https://patchwork.plctlab.org/api/1.2/patches/82854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/","msgid":"<20230413082502.2009382-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T08:25:02","name":"[committed] arc: Update ARC specific linker tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/mbox/"},{"id":82982,"url":"https://patchwork.plctlab.org/api/1.2/patches/82982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/","msgid":"<20230413133654.71247-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-04-13T13:36:54","name":"[RFC,v5] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/mbox/"},{"id":83244,"url":"https://patchwork.plctlab.org/api/1.2/patches/83244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/","msgid":"<20230414061935.1252692-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-14T06:19:35","name":"Symbols with GOT relocatios do not fix adjustbale","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/mbox/"},{"id":83259,"url":"https://patchwork.plctlab.org/api/1.2/patches/83259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/","msgid":"<20230414072046.1639896-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-14T07:20:46","name":"[v3] MIPS: the default output fellows triple","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/mbox/"},{"id":83780,"url":"https://patchwork.plctlab.org/api/1.2/patches/83780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416005921.3061576-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T00:59:21","name":"[Review,is,neded] gprofng: Update documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":83922,"url":"https://patchwork.plctlab.org/api/1.2/patches/83922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/","msgid":"","list_archive_url":null,"date":"2023-04-16T19:47:11","name":"[gas,documentation] Describe handling of opcodes for relaxation a bit better","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/mbox/"},{"id":83932,"url":"https://patchwork.plctlab.org/api/1.2/patches/83932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416210122.3363899-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T21:01:22","name":"[Review,is,neded] gprofng: 30360 Seg. Fault when application uses std::thread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":84106,"url":"https://patchwork.plctlab.org/api/1.2/patches/84106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/","msgid":"<20230417095443.73581-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-17T09:54:43","name":"RISC-V: Optimize relaxation of gp with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/mbox/"},{"id":84192,"url":"https://patchwork.plctlab.org/api/1.2/patches/84192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/","msgid":"<20230417121633.68761-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-04-17T12:16:33","name":"RISC-V: Cache the latest mapping symbol and its boundary.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/mbox/"},{"id":84514,"url":"https://patchwork.plctlab.org/api/1.2/patches/84514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:05","name":"objdump buffer overflow in fetch_indexed_string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/mbox/"},{"id":84515,"url":"https://patchwork.plctlab.org/api/1.2/patches/84515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:51","name":"objdump use of uninitialised value in pr_string_field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/mbox/"},{"id":84879,"url":"https://patchwork.plctlab.org/api/1.2/patches/84879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:18","name":"[v4,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/mbox/"},{"id":84880,"url":"https://patchwork.plctlab.org/api/1.2/patches/84880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:19","name":"[v4,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/mbox/"},{"id":84915,"url":"https://patchwork.plctlab.org/api/1.2/patches/84915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-18T15:12:12","name":"section-select: Fix performance problem (PR30367)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/mbox/"},{"id":85574,"url":"https://patchwork.plctlab.org/api/1.2/patches/85574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:20","name":"[COMMITTED,1/6] gas: sframe: use ATTRIBUTE_UNUSED consistently","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/mbox/"},{"id":85578,"url":"https://patchwork.plctlab.org/api/1.2/patches/85578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:21","name":"[COMMITTED,2/6] gas: sframe: fix comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/mbox/"},{"id":85575,"url":"https://patchwork.plctlab.org/api/1.2/patches/85575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:22","name":"[COMMITTED,3/6] libsframe: use return type of bool for predicate functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/mbox/"},{"id":85577,"url":"https://patchwork.plctlab.org/api/1.2/patches/85577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:23","name":"[COMMITTED,4/6] sframe: correct some typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/mbox/"},{"id":85576,"url":"https://patchwork.plctlab.org/api/1.2/patches/85576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:24","name":"[COMMITTED,5/6] libsframe: use consistent function argument names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/mbox/"},{"id":85579,"url":"https://patchwork.plctlab.org/api/1.2/patches/85579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:25","name":"[COMMITTED,6/6] libsframe: minor formatting fixes in sframe_encoder_write_fre","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/mbox/"},{"id":85638,"url":"https://patchwork.plctlab.org/api/1.2/patches/85638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:05:15","name":"buffer overflow in print_symname","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/mbox/"},{"id":85639,"url":"https://patchwork.plctlab.org/api/1.2/patches/85639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:07:34","name":"Yet another out-of-memory fuzzed object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/mbox/"},{"id":85640,"url":"https://patchwork.plctlab.org/api/1.2/patches/85640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:08:12","name":"ubsan: signed integer overflow in display_debug_lines_raw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/mbox/"},{"id":85641,"url":"https://patchwork.plctlab.org/api/1.2/patches/85641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:10:02","name":"PR30343 infrastructure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/mbox/"},{"id":85642,"url":"https://patchwork.plctlab.org/api/1.2/patches/85642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:11:16","name":"sh4-linux segfaults running ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/mbox/"},{"id":85912,"url":"https://patchwork.plctlab.org/api/1.2/patches/85912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:01","name":"[v5,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/mbox/"},{"id":85913,"url":"https://patchwork.plctlab.org/api/1.2/patches/85913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:02","name":"[v5,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/mbox/"},{"id":86103,"url":"https://patchwork.plctlab.org/api/1.2/patches/86103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:38:55","name":"Delete struct artdata archive_head","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/mbox/"},{"id":86104,"url":"https://patchwork.plctlab.org/api/1.2/patches/86104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:49:25","name":"Keeping track of rs6000-coff archive element pointers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/mbox/"},{"id":86139,"url":"https://patchwork.plctlab.org/api/1.2/patches/86139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/","msgid":"<72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com>","list_archive_url":null,"date":"2023-04-21T05:53:28","name":"ld: add missing period after @xref","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/mbox/"},{"id":86171,"url":"https://patchwork.plctlab.org/api/1.2/patches/86171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/","msgid":"<20230421082839.41542-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:38","name":"[1/2] RISC-V: Relax R_RISCV_[PCREL_]LO12_I/S to R_RISCV_GPREL_I/S for undefined weak.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/mbox/"},{"id":86170,"url":"https://patchwork.plctlab.org/api/1.2/patches/86170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/","msgid":"<20230421082839.41542-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:39","name":"[2/2] RISC-V: Enable x0 base relaxation for relax_pc even if --no-relax-gp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/mbox/"},{"id":86203,"url":"https://patchwork.plctlab.org/api/1.2/patches/86203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/","msgid":"<20230421094346.3017667-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-21T09:43:46","name":"LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/mbox/"},{"id":86214,"url":"https://patchwork.plctlab.org/api/1.2/patches/86214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-21T10:05:16","name":"bfd: fix STRICT_PE_FORMAT build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/mbox/"},{"id":86221,"url":"https://patchwork.plctlab.org/api/1.2/patches/86221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/","msgid":"<0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:23","name":"[1/2] x86: rework AMX multiplication insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/mbox/"},{"id":86222,"url":"https://patchwork.plctlab.org/api/1.2/patches/86222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/","msgid":"<657c81bd-2182-c663-04a4-c5e6962531ea@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:59","name":"[2/2] x86: rework AMX control insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/mbox/"},{"id":86240,"url":"https://patchwork.plctlab.org/api/1.2/patches/86240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/","msgid":"<335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com>","list_archive_url":null,"date":"2023-04-21T10:26:15","name":"gas: move shift count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/mbox/"},{"id":86274,"url":"https://patchwork.plctlab.org/api/1.2/patches/86274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/","msgid":"<4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com>","list_archive_url":null,"date":"2023-04-21T12:17:54","name":"gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/mbox/"},{"id":86301,"url":"https://patchwork.plctlab.org/api/1.2/patches/86301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/","msgid":"<20230421130802.2964785-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-04-21T13:08:02","name":"Fix -Wmaybe-uninitialized warning in opcodes/i386-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/mbox/"},{"id":86651,"url":"https://patchwork.plctlab.org/api/1.2/patches/86651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/","msgid":"<20230423015546.2664272-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-23T01:55:46","name":"[v1] LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/mbox/"},{"id":86786,"url":"https://patchwork.plctlab.org/api/1.2/patches/86786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/","msgid":"<20230423173021.582102-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-04-23T17:30:21","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/mbox/"},{"id":86885,"url":"https://patchwork.plctlab.org/api/1.2/patches/86885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:34:27","name":"[1/3] x86: work around compiler diagnosing dangling pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/mbox/"},{"id":86886,"url":"https://patchwork.plctlab.org/api/1.2/patches/86886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:05","name":"[2/3] x86: limit data passed to prefix_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/mbox/"},{"id":86887,"url":"https://patchwork.plctlab.org/api/1.2/patches/86887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:28","name":"[3/3] x86: limit data passed to i386_dis_printf()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/mbox/"},{"id":86999,"url":"https://patchwork.plctlab.org/api/1.2/patches/86999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:31:52","name":"objcopy of archives tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/mbox/"},{"id":87000,"url":"https://patchwork.plctlab.org/api/1.2/patches/87000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:32:50","name":"asan: segfault in coff_mangle_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/mbox/"},{"id":87259,"url":"https://patchwork.plctlab.org/api/1.2/patches/87259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/","msgid":"<20230425065626.3587754-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-25T06:56:26","name":"MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/mbox/"},{"id":87491,"url":"https://patchwork.plctlab.org/api/1.2/patches/87491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-25T16:48:11","name":"optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/mbox/"},{"id":87591,"url":"https://patchwork.plctlab.org/api/1.2/patches/87591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:33:38","name":"Avoid another -Werror=dangling-pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/mbox/"},{"id":87592,"url":"https://patchwork.plctlab.org/api/1.2/patches/87592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:35:10","name":"binutils runtest $CC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/mbox/"},{"id":87598,"url":"https://patchwork.plctlab.org/api/1.2/patches/87598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T04:39:46","name":"i386-dis.c UB shift and other tidies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/mbox/"},{"id":87791,"url":"https://patchwork.plctlab.org/api/1.2/patches/87791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:39","name":"[v2,1/2] MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/mbox/"},{"id":87792,"url":"https://patchwork.plctlab.org/api/1.2/patches/87792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:40","name":"[v2,2/2] MIPS: sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/mbox/"},{"id":87865,"url":"https://patchwork.plctlab.org/api/1.2/patches/87865/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/","msgid":"<5aebce50-8b8a-26ee-b452-d9164668c145@suse.com>","list_archive_url":null,"date":"2023-04-26T13:15:38","name":"x86/Intel: reduce ELF/PE conditional scope in x86_cons()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/mbox/"},{"id":87876,"url":"https://patchwork.plctlab.org/api/1.2/patches/87876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-26T14:16:55","name":"Fix PR30358, performance with --sort-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/mbox/"},{"id":87921,"url":"https://patchwork.plctlab.org/api/1.2/patches/87921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:21","name":"[COMMITTED,1/3] gas: support for the BPF pseudo-c assembly syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/mbox/"},{"id":87924,"url":"https://patchwork.plctlab.org/api/1.2/patches/87924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:22","name":"[COMMITTED,2/3] gas: BPF pseudo-c syntax tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/mbox/"},{"id":87922,"url":"https://patchwork.plctlab.org/api/1.2/patches/87922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:23","name":"[COMMITTED,3/3] gas: documentation for the BPF pseudo-c asm syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/mbox/"},{"id":87976,"url":"https://patchwork.plctlab.org/api/1.2/patches/87976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/","msgid":"<9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com>","list_archive_url":null,"date":"2023-04-26T20:28:40","name":"[committed] RISC-V: XVentanaCondops support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/mbox/"},{"id":88220,"url":"https://patchwork.plctlab.org/api/1.2/patches/88220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/","msgid":"<87354lr0sz.fsf@redhat.com>","list_archive_url":null,"date":"2023-04-27T12:01:48","name":"Commit: ld: Add ability to print hex values in the linker map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/mbox/"},{"id":88258,"url":"https://patchwork.plctlab.org/api/1.2/patches/88258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/","msgid":"<20230427125607.362035-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-04-27T12:56:07","name":"gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/mbox/"},{"id":88359,"url":"https://patchwork.plctlab.org/api/1.2/patches/88359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T18:24:48","name":"make coff_compute_checksum faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/mbox/"},{"id":88408,"url":"https://patchwork.plctlab.org/api/1.2/patches/88408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T23:35:20","name":"make ar faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/mbox/"},{"id":88459,"url":"https://patchwork.plctlab.org/api/1.2/patches/88459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:14:51","name":"Make bfd_byte an int8_t, flagword a uint32_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/mbox/"},{"id":88460,"url":"https://patchwork.plctlab.org/api/1.2/patches/88460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:15:20","name":"Remove deprecated bfd_read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/mbox/"},{"id":88639,"url":"https://patchwork.plctlab.org/api/1.2/patches/88639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-28T12:57:30","name":"RISC-V: tighten post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/mbox/"},{"id":88872,"url":"https://patchwork.plctlab.org/api/1.2/patches/88872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-29T11:19:26","name":"add section caches to coff_data_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/mbox/"},{"id":88907,"url":"https://patchwork.plctlab.org/api/1.2/patches/88907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/","msgid":"<541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de>","list_archive_url":null,"date":"2023-04-30T10:16:23","name":"[gas,documentation] Some additional testsuite info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/mbox/"},{"id":22,"url":"https://patchwork.plctlab.org/api/1.2/bundles/22/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-05","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":89293,"url":"https://patchwork.plctlab.org/api/1.2/patches/89293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/","msgid":"<3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com>","list_archive_url":null,"date":"2023-05-02T09:04:28","name":"[v2] gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/mbox/"},{"id":89429,"url":"https://patchwork.plctlab.org/api/1.2/patches/89429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/","msgid":"<3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com>","list_archive_url":null,"date":"2023-05-02T17:19:14","name":"[RFC] Linker plugin - extend API for offloading corner case (aka: LDPT_REGISTER_CLAIM_FILE_HOOK_V2 linker plugin hook [GCC PR109128])","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/mbox/"},{"id":89523,"url":"https://patchwork.plctlab.org/api/1.2/patches/89523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T00:00:08","name":"_bfd_mips_elf_lo16_reloc vallo comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/mbox/"},{"id":89569,"url":"https://patchwork.plctlab.org/api/1.2/patches/89569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:11","name":"Change signature of bfd crc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/mbox/"},{"id":89570,"url":"https://patchwork.plctlab.org/api/1.2/patches/89570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:42","name":"libbfc.c: Use stdint types for unsigned char and unsigned long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/mbox/"},{"id":89571,"url":"https://patchwork.plctlab.org/api/1.2/patches/89571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:09","name":"hash.c: replace some unsigned long with unsigned int","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/mbox/"},{"id":89572,"url":"https://patchwork.plctlab.org/api/1.2/patches/89572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:48","name":"Move bfd_elf_bfd_from_remote_memory to opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/mbox/"},{"id":89573,"url":"https://patchwork.plctlab.org/api/1.2/patches/89573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:03:18","name":"Move bfd_alloc, bfd_zalloc and bfd_release to libbfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/mbox/"},{"id":89574,"url":"https://patchwork.plctlab.org/api/1.2/patches/89574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:04:49","name":"Generated docs and include files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/mbox/"},{"id":89577,"url":"https://patchwork.plctlab.org/api/1.2/patches/89577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:34:48","name":"Remove unused args from bfd_make_debug_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/mbox/"},{"id":89732,"url":"https://patchwork.plctlab.org/api/1.2/patches/89732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/","msgid":"<20230503120210.564966-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-05-03T12:02:10","name":"[v2] gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/mbox/"},{"id":89794,"url":"https://patchwork.plctlab.org/api/1.2/patches/89794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/","msgid":"<20230503171124.6710-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-05-03T17:11:24","name":"ld: pru: Place exception-handling sections correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/mbox/"},{"id":89976,"url":"https://patchwork.plctlab.org/api/1.2/patches/89976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/","msgid":"<20230504081452.50748-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T08:14:52","name":"RISC-V: Minor improvements for dis-assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/mbox/"},{"id":90003,"url":"https://patchwork.plctlab.org/api/1.2/patches/90003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/","msgid":"<20230504090850.91004-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T09:08:50","name":"[PR,ld/22263,PR,ld/25694] RISC-V: Avoid dynamic TLS relocs in PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/mbox/"},{"id":90380,"url":"https://patchwork.plctlab.org/api/1.2/patches/90380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/","msgid":"<20230505092316.1046472-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-05T09:23:16","name":"[v5] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":90383,"url":"https://patchwork.plctlab.org/api/1.2/patches/90383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/","msgid":"<20230505092716.885338-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-05T09:27:16","name":"gas: documents .gnu_attribute Tag_GNU_MIPS_ABI_MSA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/mbox/"},{"id":90408,"url":"https://patchwork.plctlab.org/api/1.2/patches/90408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T11:10:21","name":"x86: slightly simplify i386_parse_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/mbox/"},{"id":90410,"url":"https://patchwork.plctlab.org/api/1.2/patches/90410/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/","msgid":"<52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com>","list_archive_url":null,"date":"2023-05-05T11:12:44","name":"[1/2] x86: move get() disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/mbox/"},{"id":90411,"url":"https://patchwork.plctlab.org/api/1.2/patches/90411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/","msgid":"<666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com>","list_archive_url":null,"date":"2023-05-05T11:13:10","name":"[2/2] x86: move a few more disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/mbox/"},{"id":90430,"url":"https://patchwork.plctlab.org/api/1.2/patches/90430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/","msgid":"<4735d366-fe31-0092-2edc-d166184b8567@suse.com>","list_archive_url":null,"date":"2023-05-05T12:51:05","name":"[1/2] x86: don'\''t recognize quoted symbol names as registers or operators","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/mbox/"},{"id":90431,"url":"https://patchwork.plctlab.org/api/1.2/patches/90431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/","msgid":"<9d0f914a-5668-a09b-5993-16a2270cf059@suse.com>","list_archive_url":null,"date":"2023-05-05T12:52:02","name":"[2/2] x86/Intel: address quoted-symbol related FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/mbox/"},{"id":90432,"url":"https://patchwork.plctlab.org/api/1.2/patches/90432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/","msgid":"<168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:10","name":"[1/4] x86: tighten extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/mbox/"},{"id":90434,"url":"https://patchwork.plctlab.org/api/1.2/patches/90434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/","msgid":"<905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:57","name":"[2/4] gas: maintain O_constant signedness in more cases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/mbox/"},{"id":90435,"url":"https://patchwork.plctlab.org/api/1.2/patches/90435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T13:03:57","name":"[3/4] gas: invoke md_optimize_expr() also for unary expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/mbox/"},{"id":90436,"url":"https://patchwork.plctlab.org/api/1.2/patches/90436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/","msgid":"<4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com>","list_archive_url":null,"date":"2023-05-05T13:04:37","name":"[4/4] x86: further adjust extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/mbox/"},{"id":90707,"url":"https://patchwork.plctlab.org/api/1.2/patches/90707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/","msgid":"<20230506083718.3669965-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-06T08:37:18","name":"MIPS: gas: alter 64 or 32 for r6 triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/mbox/"},{"id":90756,"url":"https://patchwork.plctlab.org/api/1.2/patches/90756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-06T13:11:56","name":"Fix a typo in the README of binutils","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":90933,"url":"https://patchwork.plctlab.org/api/1.2/patches/90933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:34:37","name":"PR30343, LTO ignores linker reference to _pei386_runtime_relocator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/mbox/"},{"id":90934,"url":"https://patchwork.plctlab.org/api/1.2/patches/90934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:35:13","name":"pe.em and pep.em make_import_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/mbox/"},{"id":91322,"url":"https://patchwork.plctlab.org/api/1.2/patches/91322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/","msgid":"<20230509003247.24156-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:46","name":"[1/2] pdb: Allow loading by gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/mbox/"},{"id":91323,"url":"https://patchwork.plctlab.org/api/1.2/patches/91323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/","msgid":"<20230509003247.24156-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:47","name":"[2/2] gdb: Allow reading of enum definitions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/mbox/"},{"id":91360,"url":"https://patchwork.plctlab.org/api/1.2/patches/91360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T03:56:43","name":"alpha-vms reloc sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/mbox/"},{"id":91405,"url":"https://patchwork.plctlab.org/api/1.2/patches/91405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T07:48:58","name":"stack overflow in debug_write_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/mbox/"},{"id":92148,"url":"https://patchwork.plctlab.org/api/1.2/patches/92148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-05-10T14:04:27","name":"PR30437 aarch64: make RELA relocs idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/mbox/"},{"id":92153,"url":"https://patchwork.plctlab.org/api/1.2/patches/92153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-2-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:27","name":"[v6,1/3] BFD changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92154,"url":"https://patchwork.plctlab.org/api/1.2/patches/92154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-3-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:28","name":"[v6,2/3] Opcodes changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92152,"url":"https://patchwork.plctlab.org/api/1.2/patches/92152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-4-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:29","name":"[v6,3/3] Readelf for nanoMIPS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92359,"url":"https://patchwork.plctlab.org/api/1.2/patches/92359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/","msgid":"<243D0799-E3D0-4938-A438-DD8725593F67@free.fr>","list_archive_url":null,"date":"2023-05-11T05:28:58","name":"pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/mbox/"},{"id":92467,"url":"https://patchwork.plctlab.org/api/1.2/patches/92467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/","msgid":"<20230511100354.3995358-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-11T10:03:54","name":"LoongArch: Fix PLT entry generate bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/mbox/"},{"id":92629,"url":"https://patchwork.plctlab.org/api/1.2/patches/92629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:48","name":"[1/4] opcodes: use CGEN_INSN_LGUINT for base instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/mbox/"},{"id":92630,"url":"https://patchwork.plctlab.org/api/1.2/patches/92630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:49","name":"[2/4] cpu: add V3 BPF atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/mbox/"},{"id":92634,"url":"https://patchwork.plctlab.org/api/1.2/patches/92634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-4-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:50","name":"[3/4] gas: add tests for BPF V3 atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/mbox/"},{"id":92637,"url":"https://patchwork.plctlab.org/api/1.2/patches/92637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-5-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:51","name":"[4/4] gas: document V3 BPF atomic instructions in the GAS manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/mbox/"},{"id":92848,"url":"https://patchwork.plctlab.org/api/1.2/patches/92848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/","msgid":"<20230511210232.1491265-1-goldstein.w.n@gmail.com>","list_archive_url":null,"date":"2023-05-11T21:02:32","name":"[v1] gold: Make '\''--section-ordering-file'\'' also specifiable in env variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/mbox/"},{"id":92935,"url":"https://patchwork.plctlab.org/api/1.2/patches/92935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/","msgid":"","list_archive_url":null,"date":"2023-05-12T03:44:43","name":"[RFC] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/mbox/"},{"id":92974,"url":"https://patchwork.plctlab.org/api/1.2/patches/92974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:17","name":"[1/4] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/mbox/"},{"id":92976,"url":"https://patchwork.plctlab.org/api/1.2/patches/92976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:18","name":"[2/4] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/mbox/"},{"id":92978,"url":"https://patchwork.plctlab.org/api/1.2/patches/92978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:19","name":"[3/4] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/mbox/"},{"id":92975,"url":"https://patchwork.plctlab.org/api/1.2/patches/92975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:20","name":"[4/4] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/mbox/"},{"id":93018,"url":"https://patchwork.plctlab.org/api/1.2/patches/93018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/","msgid":"<20230512091558.83523-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-12T09:15:58","name":"RISC-V: PR27566, consider ELF_MAXPAGESIZE/COMMONPAGESIZE for gp relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/mbox/"},{"id":93504,"url":"https://patchwork.plctlab.org/api/1.2/patches/93504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:13:50","name":"PR28902, -T script with INSERT ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/mbox/"},{"id":93505,"url":"https://patchwork.plctlab.org/api/1.2/patches/93505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:18:01","name":"PR28955 mips gas segfault","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/mbox/"},{"id":93544,"url":"https://patchwork.plctlab.org/api/1.2/patches/93544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230513172938.2831329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-13T17:29:38","name":"[Review,is,neded] gprofng: include a new function in the right place","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":93971,"url":"https://patchwork.plctlab.org/api/1.2/patches/93971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-15T08:50:27","name":"Decorated symbols in import libs (BUG 30421)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/mbox/"},{"id":94420,"url":"https://patchwork.plctlab.org/api/1.2/patches/94420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:22","name":"[v2,1/5] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/mbox/"},{"id":94421,"url":"https://patchwork.plctlab.org/api/1.2/patches/94421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:23","name":"[v2,2/5] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/mbox/"},{"id":94425,"url":"https://patchwork.plctlab.org/api/1.2/patches/94425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:24","name":"[v2,3/5] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/mbox/"},{"id":94423,"url":"https://patchwork.plctlab.org/api/1.2/patches/94423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:25","name":"[v2,4/5] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/mbox/"},{"id":94424,"url":"https://patchwork.plctlab.org/api/1.2/patches/94424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:26","name":"[v2,5/5] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/mbox/"},{"id":94985,"url":"https://patchwork.plctlab.org/api/1.2/patches/94985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-16T23:54:01","name":"gcc-4.5 build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/mbox/"},{"id":94992,"url":"https://patchwork.plctlab.org/api/1.2/patches/94992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T00:52:55","name":"PR29189, dlltool delaylibs corrupt float/double arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/mbox/"},{"id":94997,"url":"https://patchwork.plctlab.org/api/1.2/patches/94997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T01:51:15","name":"PR29961, plugin-api.h: \"Could not detect architecture endianess\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/mbox/"},{"id":95160,"url":"https://patchwork.plctlab.org/api/1.2/patches/95160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/","msgid":"<61663a6c-a5a4-812a-1110-06e0122aabba@suse.com>","list_archive_url":null,"date":"2023-05-17T11:00:04","name":"x86: permit all relational operators in insn operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/mbox/"},{"id":95625,"url":"https://patchwork.plctlab.org/api/1.2/patches/95625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-18T02:52:47","name":"PR11601, Solaris assembler compatibility doesn'\''t work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/mbox/"},{"id":95637,"url":"https://patchwork.plctlab.org/api/1.2/patches/95637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/","msgid":"<20230518034102.1747564-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-18T03:41:02","name":"Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/mbox/"},{"id":95667,"url":"https://patchwork.plctlab.org/api/1.2/patches/95667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:24","name":"[COMMITTED] libsframe: testsuite: add new tests for sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/mbox/"},{"id":95668,"url":"https://patchwork.plctlab.org/api/1.2/patches/95668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:25","name":"[COMMITTED] libsframe: testsuite: add tests for sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/mbox/"},{"id":95674,"url":"https://patchwork.plctlab.org/api/1.2/patches/95674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/","msgid":"<20230518065950.6166-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-18T06:59:50","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/mbox/"},{"id":95717,"url":"https://patchwork.plctlab.org/api/1.2/patches/95717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/","msgid":"<20230518085739.2195035-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-05-18T08:57:50","name":"Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/mbox/"},{"id":95721,"url":"https://patchwork.plctlab.org/api/1.2/patches/95721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/","msgid":"<20230518092246.2450-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-18T09:22:46","name":"RISC-V: Support subtraction of .uleb128.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/mbox/"},{"id":96167,"url":"https://patchwork.plctlab.org/api/1.2/patches/96167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/","msgid":"<20230519021448.30120-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-19T02:14:48","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/mbox/"},{"id":96176,"url":"https://patchwork.plctlab.org/api/1.2/patches/96176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-2-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:32","name":"[RFC,1/4] RISC-V : Remove checking when -march=rv64XX and -mabi=ilp32X","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/mbox/"},{"id":96178,"url":"https://patchwork.plctlab.org/api/1.2/patches/96178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-3-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:33","name":"[RFC,2/4] RISC-V : Add support for rv64 arch using ilp32 abi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/mbox/"},{"id":96177,"url":"https://patchwork.plctlab.org/api/1.2/patches/96177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-4-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:34","name":"[RFC,3/4] RISC-V : Add rv64 ilp32 support in disassemble","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/mbox/"},{"id":96180,"url":"https://patchwork.plctlab.org/api/1.2/patches/96180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-5-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:35","name":"[RFC,4/4] gdb/riscv : Add rv64 ilp32 support in gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/mbox/"},{"id":96420,"url":"https://patchwork.plctlab.org/api/1.2/patches/96420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/","msgid":"<54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com>","list_archive_url":null,"date":"2023-05-19T13:24:05","name":"ld: drop stray blank from ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/mbox/"},{"id":96421,"url":"https://patchwork.plctlab.org/api/1.2/patches/96421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:30:57","name":"[1/2] x86: de-duplicate operand_special_chars[] wrt extra_symbol_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/mbox/"},{"id":96422,"url":"https://patchwork.plctlab.org/api/1.2/patches/96422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/","msgid":"<83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com>","list_archive_url":null,"date":"2023-05-19T13:31:28","name":"[2/2] x86: figure braces aren'\''t really part of mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/mbox/"},{"id":96432,"url":"https://patchwork.plctlab.org/api/1.2/patches/96432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/","msgid":"<4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com>","list_archive_url":null,"date":"2023-05-19T13:51:24","name":"[1/4] x86: split gas testsuite .exp file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/mbox/"},{"id":96433,"url":"https://patchwork.plctlab.org/api/1.2/patches/96433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:51:57","name":"[2/4] x86-64: conditionalize tests using --32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/mbox/"},{"id":96434,"url":"https://patchwork.plctlab.org/api/1.2/patches/96434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/","msgid":"<778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com>","list_archive_url":null,"date":"2023-05-19T13:52:18","name":"[3/4] x86-64: improve gas diagnostic when no 32-bit target is configured","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/mbox/"},{"id":96435,"url":"https://patchwork.plctlab.org/api/1.2/patches/96435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:52:57","name":"[4/4] iamcu: suppress tests which can'\''t possibly work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/mbox/"},{"id":96442,"url":"https://patchwork.plctlab.org/api/1.2/patches/96442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/","msgid":"<2274d914-c77f-37e7-5589-870a647e24a0@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:31","name":"[1/3] x86: use fixed-width type for codep and friends","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/mbox/"},{"id":96443,"url":"https://patchwork.plctlab.org/api/1.2/patches/96443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/","msgid":"<65393035-8006-1a66-deae-70a88ed29077@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:57","name":"[2/3] x86: disassembling over-long insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/mbox/"},{"id":96444,"url":"https://patchwork.plctlab.org/api/1.2/patches/96444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/","msgid":"<51d38635-479f-831f-e678-3da1a1c9acae@suse.com>","list_archive_url":null,"date":"2023-05-19T14:07:25","name":"[3/3] x86: convert two pointers to (indexing) integers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/mbox/"},{"id":96697,"url":"https://patchwork.plctlab.org/api/1.2/patches/96697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:16:59","name":"tic54x set_arch_mach","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/mbox/"},{"id":96698,"url":"https://patchwork.plctlab.org/api/1.2/patches/96698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:18:29","name":"coffcode.h handle_COMDAT tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/mbox/"},{"id":96762,"url":"https://patchwork.plctlab.org/api/1.2/patches/96762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T11:44:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/mbox/"},{"id":96951,"url":"https://patchwork.plctlab.org/api/1.2/patches/96951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:36","name":"[v4,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/mbox/"},{"id":96954,"url":"https://patchwork.plctlab.org/api/1.2/patches/96954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:37","name":"[v4,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/mbox/"},{"id":96952,"url":"https://patchwork.plctlab.org/api/1.2/patches/96952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:38","name":"[v4,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/mbox/"},{"id":96955,"url":"https://patchwork.plctlab.org/api/1.2/patches/96955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:39","name":"[v4,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/mbox/"},{"id":96956,"url":"https://patchwork.plctlab.org/api/1.2/patches/96956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:40","name":"[v4,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/mbox/"},{"id":96957,"url":"https://patchwork.plctlab.org/api/1.2/patches/96957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:41","name":"[v4,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/mbox/"},{"id":97053,"url":"https://patchwork.plctlab.org/api/1.2/patches/97053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/","msgid":"<20230522060030.100976-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:00:30","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/mbox/"},{"id":97056,"url":"https://patchwork.plctlab.org/api/1.2/patches/97056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/","msgid":"<20230522060726.101037-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:07:26","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/mbox/"},{"id":97175,"url":"https://patchwork.plctlab.org/api/1.2/patches/97175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-22T08:38:45","name":"PowerPC64 report number of stub iterations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/mbox/"},{"id":97480,"url":"https://patchwork.plctlab.org/api/1.2/patches/97480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/","msgid":"<20230522142036.199490-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T14:20:36","name":"[v3] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/mbox/"},{"id":97571,"url":"https://patchwork.plctlab.org/api/1.2/patches/97571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/","msgid":"","list_archive_url":null,"date":"2023-05-22T19:48:22","name":"[v2] pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/mbox/"},{"id":99104,"url":"https://patchwork.plctlab.org/api/1.2/patches/99104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/","msgid":"<871qj41iw5.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-25T16:21:46","name":"RFC: Objdump: Dumping PE specific headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/mbox/"},{"id":99146,"url":"https://patchwork.plctlab.org/api/1.2/patches/99146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/","msgid":"<87y1lcxpj0.fsf@igel.home>","list_archive_url":null,"date":"2023-05-25T17:57:23","name":"Remove duplicate definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/mbox/"},{"id":99271,"url":"https://patchwork.plctlab.org/api/1.2/patches/99271/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-26T03:12:14","name":"PR22263 ld test, riscv fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/mbox/"},{"id":99314,"url":"https://patchwork.plctlab.org/api/1.2/patches/99314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:29","name":"[COMMITTED] libsframe: use uint8_t data type for FRE info related stubs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/mbox/"},{"id":99315,"url":"https://patchwork.plctlab.org/api/1.2/patches/99315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:30","name":"[COMMITTED] libsframe: use const char * consistently for immutable FRE buffers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/mbox/"},{"id":99316,"url":"https://patchwork.plctlab.org/api/1.2/patches/99316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:31","name":"[COMMITTED] libsframe: revisit sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/mbox/"},{"id":99317,"url":"https://patchwork.plctlab.org/api/1.2/patches/99317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:32","name":"[COMMITTED] sframe/doc: minor improvements for readability","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/mbox/"},{"id":99387,"url":"https://patchwork.plctlab.org/api/1.2/patches/99387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:28","name":"[v5,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/mbox/"},{"id":99397,"url":"https://patchwork.plctlab.org/api/1.2/patches/99397/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:29","name":"[v5,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/mbox/"},{"id":99391,"url":"https://patchwork.plctlab.org/api/1.2/patches/99391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:30","name":"[v5,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/mbox/"},{"id":99393,"url":"https://patchwork.plctlab.org/api/1.2/patches/99393/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:31","name":"[v5,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/mbox/"},{"id":99385,"url":"https://patchwork.plctlab.org/api/1.2/patches/99385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:32","name":"[v5,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/mbox/"},{"id":99370,"url":"https://patchwork.plctlab.org/api/1.2/patches/99370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:33","name":"[v5,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/mbox/"},{"id":99406,"url":"https://patchwork.plctlab.org/api/1.2/patches/99406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/","msgid":"<20230526082648.1503574-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-05-26T08:26:48","name":"x86: Add Evw to emit w suffix for several instrctions for word ptr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/mbox/"},{"id":99429,"url":"https://patchwork.plctlab.org/api/1.2/patches/99429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/","msgid":"<20230526101358.787593-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-26T10:13:58","name":"Enable x86-64-fred-intel and x86-64-lkgs-intel test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/mbox/"},{"id":99644,"url":"https://patchwork.plctlab.org/api/1.2/patches/99644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195407.2663991-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:54:07","name":"gprofng: 29470 The test suite should be made more flexible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99645,"url":"https://patchwork.plctlab.org/api/1.2/patches/99645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195518.2664720-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:55:18","name":"gprofng: Fix -Wsign-compare warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99734,"url":"https://patchwork.plctlab.org/api/1.2/patches/99734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/","msgid":"<20230527013620.65127-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-27T01:36:20","name":"[PR,ld/22263] RISC-V: Avoid spurious R_RISCV_NONE for pr22263-1 test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/mbox/"},{"id":100526,"url":"https://patchwork.plctlab.org/api/1.2/patches/100526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:16","name":"Regen binutils POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/mbox/"},{"id":100527,"url":"https://patchwork.plctlab.org/api/1.2/patches/100527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:55","name":"Delete include/aout/encap.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/mbox/"},{"id":100529,"url":"https://patchwork.plctlab.org/api/1.2/patches/100529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:23","name":"Don'\''t define COFF_MAGIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/mbox/"},{"id":100528,"url":"https://patchwork.plctlab.org/api/1.2/patches/100528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:59","name":"Define IMAGE_FILE_MACHINE_ARMNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/mbox/"},{"id":100530,"url":"https://patchwork.plctlab.org/api/1.2/patches/100530/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:23:54","name":"arm-pe objdump -P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/mbox/"},{"id":101020,"url":"https://patchwork.plctlab.org/api/1.2/patches/101020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:47","name":"[1/6] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/mbox/"},{"id":101025,"url":"https://patchwork.plctlab.org/api/1.2/patches/101025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:48","name":"[2/6] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/mbox/"},{"id":101028,"url":"https://patchwork.plctlab.org/api/1.2/patches/101028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:49","name":"[3/6] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/mbox/"},{"id":101022,"url":"https://patchwork.plctlab.org/api/1.2/patches/101022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:50","name":"[4/6] binutils: Add a --strip-sections test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/mbox/"},{"id":101027,"url":"https://patchwork.plctlab.org/api/1.2/patches/101027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:51","name":"[5/6] ld: Add tests for -z nosectionheader and --strip-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/mbox/"},{"id":101021,"url":"https://patchwork.plctlab.org/api/1.2/patches/101021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:52","name":"[6/6] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/mbox/"},{"id":101296,"url":"https://patchwork.plctlab.org/api/1.2/patches/101296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/","msgid":"<87a5xkua9s.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-31T09:21:03","name":"Commit: elfxx-loongarch64.c: Fix printf formatting issues.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/mbox/"},{"id":23,"url":"https://patchwork.plctlab.org/api/1.2/bundles/23/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-06","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":101537,"url":"https://patchwork.plctlab.org/api/1.2/patches/101537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/","msgid":"<20230531162856.48916-1-gianluca@rivosinc.com>","list_archive_url":null,"date":"2023-05-31T16:28:56","name":"[RFC,v2] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/mbox/"},{"id":101579,"url":"https://patchwork.plctlab.org/api/1.2/patches/101579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:11","name":"[v2,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/mbox/"},{"id":101576,"url":"https://patchwork.plctlab.org/api/1.2/patches/101576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:12","name":"[v2,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/mbox/"},{"id":101578,"url":"https://patchwork.plctlab.org/api/1.2/patches/101578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:13","name":"[v2,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/mbox/"},{"id":101572,"url":"https://patchwork.plctlab.org/api/1.2/patches/101572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:14","name":"[v2,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/mbox/"},{"id":101573,"url":"https://patchwork.plctlab.org/api/1.2/patches/101573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:15","name":"[v2,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/mbox/"},{"id":101580,"url":"https://patchwork.plctlab.org/api/1.2/patches/101580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:16","name":"[v2,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/mbox/"},{"id":101574,"url":"https://patchwork.plctlab.org/api/1.2/patches/101574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:17","name":"[v2,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/mbox/"},{"id":101625,"url":"https://patchwork.plctlab.org/api/1.2/patches/101625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:28:50","name":"Remove BFD_FAIL in cpu-sh.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/mbox/"},{"id":101626,"url":"https://patchwork.plctlab.org/api/1.2/patches/101626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:30:05","name":"section_by_target_index memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/mbox/"},{"id":101627,"url":"https://patchwork.plctlab.org/api/1.2/patches/101627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:31:35","name":"bfd_close and target free_cached_memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/mbox/"},{"id":101628,"url":"https://patchwork.plctlab.org/api/1.2/patches/101628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:33:05","name":"Harden PowerPC64 OPD handling against fuzzers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/mbox/"},{"id":101754,"url":"https://patchwork.plctlab.org/api/1.2/patches/101754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/","msgid":"<20230601061610.2614564-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T06:16:10","name":"[COMMITTED] libsframe: minor fixups in flip_fre related functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/mbox/"},{"id":102114,"url":"https://patchwork.plctlab.org/api/1.2/patches/102114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/","msgid":"<20230601173312.3176329-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T17:33:12","name":"[COMMITTED] libsframe: avoid using magic number","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/mbox/"},{"id":102244,"url":"https://patchwork.plctlab.org/api/1.2/patches/102244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:13","name":"Minor objcopy optimisation for copy_relocations_in_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/mbox/"},{"id":102245,"url":"https://patchwork.plctlab.org/api/1.2/patches/102245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:57","name":"loongarch readelf support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/mbox/"},{"id":102407,"url":"https://patchwork.plctlab.org/api/1.2/patches/102407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/","msgid":"<20230602092410.2841184-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-02T09:24:10","name":"LoongArch: gas: Relocations simplification when -mno-relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/mbox/"},{"id":102680,"url":"https://patchwork.plctlab.org/api/1.2/patches/102680/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/","msgid":"<20230602192527.1532280-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-02T19:25:27","name":"ELF: Don'\''t warn an empty PT_LOAD with the program headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/mbox/"},{"id":102961,"url":"https://patchwork.plctlab.org/api/1.2/patches/102961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/","msgid":"<221f70cf-5cff-6053-7499-499d4202e90b@debian.org>","list_archive_url":null,"date":"2023-06-04T06:44:45","name":"ignore lto-wrapper warnings for lto builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/mbox/"},{"id":103136,"url":"https://patchwork.plctlab.org/api/1.2/patches/103136/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:20:34","name":"Yet another ecoff fuzzed object fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/mbox/"},{"id":103138,"url":"https://patchwork.plctlab.org/api/1.2/patches/103138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:21:48","name":"bfd_error_on_input messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/mbox/"},{"id":103197,"url":"https://patchwork.plctlab.org/api/1.2/patches/103197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:24","name":"[1/2] MIPS: Add n32 VECs to non-vendor elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/mbox/"},{"id":103198,"url":"https://patchwork.plctlab.org/api/1.2/patches/103198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:25","name":"[2/2] MIPS: fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/mbox/"},{"id":103356,"url":"https://patchwork.plctlab.org/api/1.2/patches/103356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:16","name":"[v3,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/mbox/"},{"id":103349,"url":"https://patchwork.plctlab.org/api/1.2/patches/103349/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:17","name":"[v3,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/mbox/"},{"id":103354,"url":"https://patchwork.plctlab.org/api/1.2/patches/103354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:18","name":"[v3,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/mbox/"},{"id":103351,"url":"https://patchwork.plctlab.org/api/1.2/patches/103351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:19","name":"[v3,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/mbox/"},{"id":103353,"url":"https://patchwork.plctlab.org/api/1.2/patches/103353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:20","name":"[v3,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/mbox/"},{"id":103355,"url":"https://patchwork.plctlab.org/api/1.2/patches/103355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:21","name":"[v3,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/mbox/"},{"id":103350,"url":"https://patchwork.plctlab.org/api/1.2/patches/103350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:22","name":"[v3,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/mbox/"},{"id":103383,"url":"https://patchwork.plctlab.org/api/1.2/patches/103383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/","msgid":"<20230605163327.1864428-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T16:33:27","name":"ELF: Add \"#pass\" to ld-elf/pr30508.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/mbox/"},{"id":103509,"url":"https://patchwork.plctlab.org/api/1.2/patches/103509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/","msgid":"<20230605214658.693003-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-05T21:46:58","name":"[COMMITTED] libsframe: avoid unnecessary type casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/mbox/"},{"id":103542,"url":"https://patchwork.plctlab.org/api/1.2/patches/103542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:13","name":"[v2,1/3] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/mbox/"},{"id":103543,"url":"https://patchwork.plctlab.org/api/1.2/patches/103543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:14","name":"[v2,2/3] MIPS: Ignore the symbol index for comdat-reloc-r6.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/mbox/"},{"id":103544,"url":"https://patchwork.plctlab.org/api/1.2/patches/103544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:15","name":"[v2,3/3] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/mbox/"},{"id":103614,"url":"https://patchwork.plctlab.org/api/1.2/patches/103614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/","msgid":"<20230606074856.3463253-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-06-06T07:49:13","name":"[v2] Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/mbox/"},{"id":104005,"url":"https://patchwork.plctlab.org/api/1.2/patches/104005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:40","name":"[v4,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/mbox/"},{"id":104004,"url":"https://patchwork.plctlab.org/api/1.2/patches/104004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:41","name":"[v4,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/mbox/"},{"id":104009,"url":"https://patchwork.plctlab.org/api/1.2/patches/104009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:42","name":"[v4,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/mbox/"},{"id":104008,"url":"https://patchwork.plctlab.org/api/1.2/patches/104008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:43","name":"[v4,4/7] ld: Add simple tests for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/mbox/"},{"id":104006,"url":"https://patchwork.plctlab.org/api/1.2/patches/104006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:44","name":"[v4,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/mbox/"},{"id":104010,"url":"https://patchwork.plctlab.org/api/1.2/patches/104010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:45","name":"[v4,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/mbox/"},{"id":104007,"url":"https://patchwork.plctlab.org/api/1.2/patches/104007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:46","name":"[v4,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/mbox/"},{"id":104157,"url":"https://patchwork.plctlab.org/api/1.2/patches/104157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/","msgid":"<20230607001219.1262641-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T00:12:19","name":"[COMMITTED] libsframe: fix cosmetic issues and typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/mbox/"},{"id":104187,"url":"https://patchwork.plctlab.org/api/1.2/patches/104187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:10","name":"objcopy memory leaks after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/mbox/"},{"id":104188,"url":"https://patchwork.plctlab.org/api/1.2/patches/104188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:47","name":"bfd/elf.c strtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/mbox/"},{"id":104189,"url":"https://patchwork.plctlab.org/api/1.2/patches/104189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:01:50","name":"Memory leaks in bfd/vms-lib.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/mbox/"},{"id":104228,"url":"https://patchwork.plctlab.org/api/1.2/patches/104228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T04:53:11","name":"_bfd_free_cached_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/mbox/"},{"id":104370,"url":"https://patchwork.plctlab.org/api/1.2/patches/104370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T09:34:12","name":"ld-elf/eh5 remove xfail hppa64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/mbox/"},{"id":104777,"url":"https://patchwork.plctlab.org/api/1.2/patches/104777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/","msgid":"<20230607235757.4174552-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T23:57:57","name":"[COMMITTED] libsframe: reuse static function sframe_decoder_get_funcdesc_at_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/mbox/"},{"id":104818,"url":"https://patchwork.plctlab.org/api/1.2/patches/104818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:34","name":"[1/2] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/mbox/"},{"id":104819,"url":"https://patchwork.plctlab.org/api/1.2/patches/104819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:35","name":"[2/2] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/mbox/"},{"id":105015,"url":"https://patchwork.plctlab.org/api/1.2/patches/105015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/","msgid":"<20230608155214.32435-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-08T15:52:14","name":"RISC-V: Move __global_pointer$ to .sdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/mbox/"},{"id":105186,"url":"https://patchwork.plctlab.org/api/1.2/patches/105186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/","msgid":"<20230609004717.30486-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-06-09T00:47:17","name":"RISC-V: PR29823, defined the missing elf_backend_obj_attrs_handle_unknown.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/mbox/"},{"id":105286,"url":"https://patchwork.plctlab.org/api/1.2/patches/105286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:27","name":"ecoff find_nearest_line and final link leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/mbox/"},{"id":105287,"url":"https://patchwork.plctlab.org/api/1.2/patches/105287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:57","name":"readelf/objdump remember_state memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/mbox/"},{"id":105603,"url":"https://patchwork.plctlab.org/api/1.2/patches/105603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-09T12:30:26","name":"x86: shrink Masking insn attribute to a single bit (boolean)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/mbox/"},{"id":105785,"url":"https://patchwork.plctlab.org/api/1.2/patches/105785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:21","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/mbox/"},{"id":105786,"url":"https://patchwork.plctlab.org/api/1.2/patches/105786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:22","name":"[COMMITTED] libsframe: testsuite: add sframe_find_fre tests for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/mbox/"},{"id":106323,"url":"https://patchwork.plctlab.org/api/1.2/patches/106323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/","msgid":"<20230612083649.907511-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-12T08:36:49","name":"LoongArch: Add fcsr register names support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/mbox/"},{"id":107171,"url":"https://patchwork.plctlab.org/api/1.2/patches/107171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/","msgid":"<20230613080712.1651120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-13T08:07:12","name":"LoongArch: Fix ld \"undefined reference\" error with --enable-shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/mbox/"},{"id":107373,"url":"https://patchwork.plctlab.org/api/1.2/patches/107373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:39","name":"[1/4] RISC-V: Minimal support of ZC extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/mbox/"},{"id":107375,"url":"https://patchwork.plctlab.org/api/1.2/patches/107375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:40","name":"[2/4] RISC-V: Add Zca extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/mbox/"},{"id":107377,"url":"https://patchwork.plctlab.org/api/1.2/patches/107377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:41","name":"[3/4] RISC-V: Add Zcf extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/mbox/"},{"id":107378,"url":"https://patchwork.plctlab.org/api/1.2/patches/107378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:42","name":"[4/4] RISC-V: Add Zcd extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/mbox/"},{"id":107381,"url":"https://patchwork.plctlab.org/api/1.2/patches/107381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:50","name":"[1/2] RISC-V: Add Zcb extension supports.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/mbox/"},{"id":107380,"url":"https://patchwork.plctlab.org/api/1.2/patches/107380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:51","name":"[2/2] RISC-V: Add Zcb extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/mbox/"},{"id":107632,"url":"https://patchwork.plctlab.org/api/1.2/patches/107632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/","msgid":"<20230614000148.10989-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:46","name":"[v2,1/3] Add MIPS Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/mbox/"},{"id":107631,"url":"https://patchwork.plctlab.org/api/1.2/patches/107631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/","msgid":"<20230614000148.10989-3-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:47","name":"[v2,2/3] Add rotation instructions to MIPS Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/mbox/"},{"id":107630,"url":"https://patchwork.plctlab.org/api/1.2/patches/107630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/","msgid":"<20230614000148.10989-4-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:48","name":"[v2,3/3] Add additional missing Allegrex CPU instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/mbox/"},{"id":107698,"url":"https://patchwork.plctlab.org/api/1.2/patches/107698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-14T04:57:35","name":"asprintf memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/mbox/"},{"id":107914,"url":"https://patchwork.plctlab.org/api/1.2/patches/107914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-14T11:53:44","name":"riscv: Use run-time endianess for floating point literals","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/mbox/"},{"id":107999,"url":"https://patchwork.plctlab.org/api/1.2/patches/107999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/","msgid":"<87ttva3xik.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-14T14:54:11","name":"commit: Add expected failures for some bfin linker tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/mbox/"},{"id":108238,"url":"https://patchwork.plctlab.org/api/1.2/patches/108238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-15T02:40:15","name":"vms write_archive memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/mbox/"},{"id":108244,"url":"https://patchwork.plctlab.org/api/1.2/patches/108244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:50:33","name":"[committed] GAS/doc: Correct Tag_GNU_MIPS_ABI_MSA attribute description","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/mbox/"},{"id":108247,"url":"https://patchwork.plctlab.org/api/1.2/patches/108247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:51:53","name":"[committed] MIPS/GAS/testsuite: Fix `-modd-spreg'\''/`-mno-odd-spreg'\'' test invocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/mbox/"},{"id":108432,"url":"https://patchwork.plctlab.org/api/1.2/patches/108432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-15T11:09:26","name":"[0/2] riscv: Fix gas when encoding BE floats/doubles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":108551,"url":"https://patchwork.plctlab.org/api/1.2/patches/108551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T14:24:56","name":"[committed] binutils/NEWS: Mention Sony Allegrex MIPS CPU support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/mbox/"},{"id":108800,"url":"https://patchwork.plctlab.org/api/1.2/patches/108800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/","msgid":"<20230616031610.3982906-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-16T03:16:10","name":"[v2] LoongArch: Support referring to FCSRs as $fcsrX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/mbox/"},{"id":108836,"url":"https://patchwork.plctlab.org/api/1.2/patches/108836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:54","name":"[v3,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/mbox/"},{"id":108840,"url":"https://patchwork.plctlab.org/api/1.2/patches/108840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:55","name":"[v3,2/7] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/mbox/"},{"id":108842,"url":"https://patchwork.plctlab.org/api/1.2/patches/108842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:56","name":"[v3,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/mbox/"},{"id":108847,"url":"https://patchwork.plctlab.org/api/1.2/patches/108847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:57","name":"[v3,3/7] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/mbox/"},{"id":108843,"url":"https://patchwork.plctlab.org/api/1.2/patches/108843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:58","name":"[v3,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/mbox/"},{"id":108851,"url":"https://patchwork.plctlab.org/api/1.2/patches/108851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:59","name":"[v3,4/7] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/mbox/"},{"id":108844,"url":"https://patchwork.plctlab.org/api/1.2/patches/108844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:00","name":"[v3,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/mbox/"},{"id":108848,"url":"https://patchwork.plctlab.org/api/1.2/patches/108848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-9-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:01","name":"[v3,5/7] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/mbox/"},{"id":108846,"url":"https://patchwork.plctlab.org/api/1.2/patches/108846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-10-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:02","name":"[v3,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/mbox/"},{"id":108857,"url":"https://patchwork.plctlab.org/api/1.2/patches/108857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-11-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:03","name":"[v3,6/7] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/mbox/"},{"id":108863,"url":"https://patchwork.plctlab.org/api/1.2/patches/108863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-12-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:04","name":"[v3,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/mbox/"},{"id":108869,"url":"https://patchwork.plctlab.org/api/1.2/patches/108869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:06","name":"[v4,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/mbox/"},{"id":108870,"url":"https://patchwork.plctlab.org/api/1.2/patches/108870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:07","name":"[v4,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/mbox/"},{"id":108878,"url":"https://patchwork.plctlab.org/api/1.2/patches/108878/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:08","name":"[v4,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/mbox/"},{"id":108875,"url":"https://patchwork.plctlab.org/api/1.2/patches/108875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:09","name":"[v4,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/mbox/"},{"id":108876,"url":"https://patchwork.plctlab.org/api/1.2/patches/108876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:10","name":"[v4,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/mbox/"},{"id":108874,"url":"https://patchwork.plctlab.org/api/1.2/patches/108874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:11","name":"[v4,6/7] MIPS: Disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/mbox/"},{"id":108877,"url":"https://patchwork.plctlab.org/api/1.2/patches/108877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:12","name":"[v4,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/mbox/"},{"id":108891,"url":"https://patchwork.plctlab.org/api/1.2/patches/108891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:35","name":"[v3,1/2] MIPS: Add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/mbox/"},{"id":108892,"url":"https://patchwork.plctlab.org/api/1.2/patches/108892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:36","name":"[v3,2/2] MIPS: Sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/mbox/"},{"id":108895,"url":"https://patchwork.plctlab.org/api/1.2/patches/108895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/","msgid":"<503caac8-8824-823a-81c2-762cba207cb6@suse.com>","list_archive_url":null,"date":"2023-06-16T07:30:41","name":"[1/4] x86: optimize pre-AVX512 {,V}PCMPEQQ with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/mbox/"},{"id":108896,"url":"https://patchwork.plctlab.org/api/1.2/patches/108896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/","msgid":"<7141b586-9711-aef0-7f28-5d4489478f1b@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:12","name":"[2/4] x86: optimize pre-AVX512 {,V}PCMPGT* with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/mbox/"},{"id":108899,"url":"https://patchwork.plctlab.org/api/1.2/patches/108899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/","msgid":"<3e1b884e-7312-8546-ebdc-ac513a199858@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:41","name":"[3/4] x86: optimize 128-bit VPBROADCASTQ to VPUNPCKLQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/mbox/"},{"id":108900,"url":"https://patchwork.plctlab.org/api/1.2/patches/108900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/","msgid":"<08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com>","list_archive_url":null,"date":"2023-06-16T07:32:40","name":"[4/4] x86: provide a 128-bit VBROADCASTSD pseudo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/mbox/"},{"id":109009,"url":"https://patchwork.plctlab.org/api/1.2/patches/109009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:29","name":"[1/5] x86: re-work EVEX-z-without-masking check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/mbox/"},{"id":109010,"url":"https://patchwork.plctlab.org/api/1.2/patches/109010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:55","name":"[2/5] x86: flag EVEX.z set when destination is a mask register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/mbox/"},{"id":109011,"url":"https://patchwork.plctlab.org/api/1.2/patches/109011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/","msgid":"<65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:20","name":"[3/5] x86: flag EVEX.z set when destination is memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/mbox/"},{"id":109013,"url":"https://patchwork.plctlab.org/api/1.2/patches/109013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/","msgid":"<2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:44","name":"[4/5] x86: flag EVEX masking when destination is GPR(-like)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/mbox/"},{"id":109017,"url":"https://patchwork.plctlab.org/api/1.2/patches/109017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/","msgid":"<33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com>","list_archive_url":null,"date":"2023-06-16T10:17:26","name":"[5/5] x86: flag bad EVEX masking for miscellaneous insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/mbox/"},{"id":109088,"url":"https://patchwork.plctlab.org/api/1.2/patches/109088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T12:34:06","name":"x86: fix expansion of %XV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/mbox/"},{"id":109639,"url":"https://patchwork.plctlab.org/api/1.2/patches/109639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/","msgid":"<648f4180.a70a0220.a7021.407c@mx.google.com>","list_archive_url":null,"date":"2023-06-18T17:40:13","name":"[V3] optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/mbox/"},{"id":110435,"url":"https://patchwork.plctlab.org/api/1.2/patches/110435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-20T11:43:07","name":"[0/1] riscv: Ensure LE instruction fetching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":110613,"url":"https://patchwork.plctlab.org/api/1.2/patches/110613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/","msgid":"<20230620164436.432481-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T16:44:36","name":"x86: Don'\''t check if AVX512 template requires AVX512VL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/mbox/"},{"id":110703,"url":"https://patchwork.plctlab.org/api/1.2/patches/110703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/","msgid":"<20230620223204.629663-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T22:32:04","name":"x86: Free the symbol buffer and the relocation buffer after use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/mbox/"},{"id":110789,"url":"https://patchwork.plctlab.org/api/1.2/patches/110789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:20:36","name":"macho-o.c don'\''t leak strtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/mbox/"},{"id":110790,"url":"https://patchwork.plctlab.org/api/1.2/patches/110790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:21:12","name":"elf32_arm_get_synthetic_symtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/mbox/"},{"id":110832,"url":"https://patchwork.plctlab.org/api/1.2/patches/110832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/","msgid":"<20230621072732.1652861-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-06-21T07:27:32","name":"gprofng: Update intel url","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/mbox/"},{"id":110979,"url":"https://patchwork.plctlab.org/api/1.2/patches/110979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/","msgid":"<87352l6qjc.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T10:47:03","name":"Commit: Fix PR 29072 test with --enable-default-execstack=no","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/mbox/"},{"id":110983,"url":"https://patchwork.plctlab.org/api/1.2/patches/110983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/","msgid":"<87zg4t5awt.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T11:09:54","name":"Commit: Prune warnings about -z execstack when --enable-warn-execstack=yes has been used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/mbox/"},{"id":111025,"url":"https://patchwork.plctlab.org/api/1.2/patches/111025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T13:37:48","name":"[GOLD] PR30536, ppc64el gold linker produces unusable clang-16 binary","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/mbox/"},{"id":111790,"url":"https://patchwork.plctlab.org/api/1.2/patches/111790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/","msgid":"<20230622193759.737009-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-22T19:37:59","name":"Revert \"x86: Don'\''t check if AVX512 template requires AVX512VL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/mbox/"},{"id":111837,"url":"https://patchwork.plctlab.org/api/1.2/patches/111837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/","msgid":"<20230622232510.49099-1-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:09","name":"[1/2] Exclude trap instructions for MIPS Allegrex","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/mbox/"},{"id":111838,"url":"https://patchwork.plctlab.org/api/1.2/patches/111838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/","msgid":"<20230622232510.49099-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:10","name":"[2/2] Adding missing MIPS Allegrex instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/mbox/"},{"id":111911,"url":"https://patchwork.plctlab.org/api/1.2/patches/111911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:39","name":"[01/10] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/mbox/"},{"id":111910,"url":"https://patchwork.plctlab.org/api/1.2/patches/111910/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:40","name":"[02/10] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/mbox/"},{"id":111917,"url":"https://patchwork.plctlab.org/api/1.2/patches/111917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:41","name":"[03/10] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/mbox/"},{"id":111913,"url":"https://patchwork.plctlab.org/api/1.2/patches/111913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:42","name":"[04/10] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/mbox/"},{"id":111912,"url":"https://patchwork.plctlab.org/api/1.2/patches/111912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:43","name":"[05/10] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/mbox/"},{"id":111916,"url":"https://patchwork.plctlab.org/api/1.2/patches/111916/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:44","name":"[06/10] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/mbox/"},{"id":111919,"url":"https://patchwork.plctlab.org/api/1.2/patches/111919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:45","name":"[07/10] bfd: libsframe: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/mbox/"},{"id":111914,"url":"https://patchwork.plctlab.org/api/1.2/patches/111914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:46","name":"[08/10] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/mbox/"},{"id":111915,"url":"https://patchwork.plctlab.org/api/1.2/patches/111915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:47","name":"[09/10] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/mbox/"},{"id":111918,"url":"https://patchwork.plctlab.org/api/1.2/patches/111918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:48","name":"[10/10] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/mbox/"},{"id":112090,"url":"https://patchwork.plctlab.org/api/1.2/patches/112090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:32:28","name":"lto test fails with -fno-inline in CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/mbox/"},{"id":112092,"url":"https://patchwork.plctlab.org/api/1.2/patches/112092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:34:50","name":"[GOLD] powerpc DT_RELACOUNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/mbox/"},{"id":112093,"url":"https://patchwork.plctlab.org/api/1.2/patches/112093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:39:05","name":"[GOLD] Support setting DT_RELACOUNT late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/mbox/"},{"id":112094,"url":"https://patchwork.plctlab.org/api/1.2/patches/112094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:40:38","name":"[GOLD] PowerPC64 huge branch dynamic relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/mbox/"},{"id":112524,"url":"https://patchwork.plctlab.org/api/1.2/patches/112524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:49","name":"[v0,1/2] LoongArch: gas: Add LSX and LASX instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/mbox/"},{"id":112523,"url":"https://patchwork.plctlab.org/api/1.2/patches/112523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:50","name":"[v0,2/2] LoongArch: gas: Add LSX and LASX instructions test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/mbox/"},{"id":112533,"url":"https://patchwork.plctlab.org/api/1.2/patches/112533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/","msgid":"<20230625095540.1202120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T09:55:40","name":"LoongArch: Add R_LARCH_64_PCREL relocation support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/mbox/"},{"id":112807,"url":"https://patchwork.plctlab.org/api/1.2/patches/112807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/","msgid":"<20230626091656.31782-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-06-26T09:16:56","name":"ld - Add SYMBOL_ABI_ALIGNMENT variable and apply to __bss_start","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/mbox/"},{"id":112947,"url":"https://patchwork.plctlab.org/api/1.2/patches/112947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/","msgid":"<87sfaez7ut.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T13:11:22","name":"Commit: Sync config.sub and config.guess","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/mbox/"},{"id":112954,"url":"https://patchwork.plctlab.org/api/1.2/patches/112954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-06-26T13:50:57","name":"aarch64: Remove version dependencies from features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/mbox/"},{"id":112991,"url":"https://patchwork.plctlab.org/api/1.2/patches/112991/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/","msgid":"<87pm5iz3fu.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T14:46:45","name":"Commit: Update libiberty sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/mbox/"},{"id":113014,"url":"https://patchwork.plctlab.org/api/1.2/patches/113014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-26T15:35:09","name":"section-match: Check parent archive name as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/mbox/"},{"id":113046,"url":"https://patchwork.plctlab.org/api/1.2/patches/113046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/","msgid":"<87mt0myyc2.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T16:37:01","name":"Commit: Fix gas testsuite failures for non-ELF AArch64 toolchains","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/mbox/"},{"id":113129,"url":"https://patchwork.plctlab.org/api/1.2/patches/113129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/","msgid":"<20230626214619.1808676-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-26T21:46:19","name":"gprofng: Add new tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":113414,"url":"https://patchwork.plctlab.org/api/1.2/patches/113414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/","msgid":"<20230627124728.3563-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-06-27T12:47:28","name":"[RISC-V] Optimize GP-relative addressing for linker.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/mbox/"},{"id":113448,"url":"https://patchwork.plctlab.org/api/1.2/patches/113448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/","msgid":"<20230627144250.16818-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-27T14:42:50","name":"gas: NEWS: Add the latest RISC-V extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/mbox/"},{"id":113562,"url":"https://patchwork.plctlab.org/api/1.2/patches/113562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:15","name":"[COMMITTED] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/mbox/"},{"id":113563,"url":"https://patchwork.plctlab.org/api/1.2/patches/113563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:16","name":"[COMMITTED] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/mbox/"},{"id":113574,"url":"https://patchwork.plctlab.org/api/1.2/patches/113574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:17","name":"[COMMITTED] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/mbox/"},{"id":113569,"url":"https://patchwork.plctlab.org/api/1.2/patches/113569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:18","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/mbox/"},{"id":113572,"url":"https://patchwork.plctlab.org/api/1.2/patches/113572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:19","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/mbox/"},{"id":113570,"url":"https://patchwork.plctlab.org/api/1.2/patches/113570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:20","name":"[COMMITTED] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/mbox/"},{"id":113577,"url":"https://patchwork.plctlab.org/api/1.2/patches/113577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:21","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/mbox/"},{"id":113573,"url":"https://patchwork.plctlab.org/api/1.2/patches/113573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:22","name":"[COMMITTED] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/mbox/"},{"id":113564,"url":"https://patchwork.plctlab.org/api/1.2/patches/113564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:23","name":"[COMMITTED] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/mbox/"},{"id":113565,"url":"https://patchwork.plctlab.org/api/1.2/patches/113565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:24","name":"[COMMITTED] libsframe: use appropriate data types for args of sframe_encode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/mbox/"},{"id":113576,"url":"https://patchwork.plctlab.org/api/1.2/patches/113576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:25","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of get_num_fidx APIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/mbox/"},{"id":113578,"url":"https://patchwork.plctlab.org/api/1.2/patches/113578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:26","name":"[COMMITTED] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/mbox/"},{"id":113614,"url":"https://patchwork.plctlab.org/api/1.2/patches/113614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:17","name":"[01/12] sframe.h: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/mbox/"},{"id":113611,"url":"https://patchwork.plctlab.org/api/1.2/patches/113611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:18","name":"[02/12] gas: generate SFrame section with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/mbox/"},{"id":113615,"url":"https://patchwork.plctlab.org/api/1.2/patches/113615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:19","name":"[03/12] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/mbox/"},{"id":113612,"url":"https://patchwork.plctlab.org/api/1.2/patches/113612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:20","name":"[04/12] libsframe: add new APIs to add and get SFrame FDE in SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/mbox/"},{"id":113618,"url":"https://patchwork.plctlab.org/api/1.2/patches/113618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:21","name":"[05/12] libsframe: adjust version check in sframe_header_sanity_check_p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/mbox/"},{"id":113616,"url":"https://patchwork.plctlab.org/api/1.2/patches/113616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:22","name":"[06/12] libsframe: testsuite: fixes for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/mbox/"},{"id":113619,"url":"https://patchwork.plctlab.org/api/1.2/patches/113619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:23","name":"[07/12] bfd: linker: add support for rep_block_size for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/mbox/"},{"id":113622,"url":"https://patchwork.plctlab.org/api/1.2/patches/113622/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:24","name":"[08/12] bfd: linker: generate SFrame sections with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/mbox/"},{"id":113613,"url":"https://patchwork.plctlab.org/api/1.2/patches/113613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:25","name":"[09/12] objdump/readelf: adjust for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/mbox/"},{"id":113617,"url":"https://patchwork.plctlab.org/api/1.2/patches/113617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:26","name":"[10/12] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/mbox/"},{"id":113620,"url":"https://patchwork.plctlab.org/api/1.2/patches/113620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:27","name":"[11/12] doc: sframe: add details about alignment in the SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/mbox/"},{"id":113621,"url":"https://patchwork.plctlab.org/api/1.2/patches/113621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:28","name":"[12/12] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/mbox/"},{"id":113643,"url":"https://patchwork.plctlab.org/api/1.2/patches/113643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/","msgid":"<20230628010634.1147958-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T01:06:34","name":"PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/mbox/"},{"id":113816,"url":"https://patchwork.plctlab.org/api/1.2/patches/113816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:58","name":"[v5,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/mbox/"},{"id":113815,"url":"https://patchwork.plctlab.org/api/1.2/patches/113815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:59","name":"[v5,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/mbox/"},{"id":113817,"url":"https://patchwork.plctlab.org/api/1.2/patches/113817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:00","name":"[v5,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/mbox/"},{"id":113818,"url":"https://patchwork.plctlab.org/api/1.2/patches/113818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:01","name":"[v5,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/mbox/"},{"id":113820,"url":"https://patchwork.plctlab.org/api/1.2/patches/113820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:02","name":"[v5,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/mbox/"},{"id":113821,"url":"https://patchwork.plctlab.org/api/1.2/patches/113821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:03","name":"[v5,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/mbox/"},{"id":113857,"url":"https://patchwork.plctlab.org/api/1.2/patches/113857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/","msgid":"<20230628131311.3895731-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T13:13:11","name":"[v2] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/mbox/"},{"id":114109,"url":"https://patchwork.plctlab.org/api/1.2/patches/114109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/","msgid":"<20230628231610.220112-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T23:16:10","name":"[v2] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/mbox/"},{"id":114173,"url":"https://patchwork.plctlab.org/api/1.2/patches/114173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:23","name":"[v6,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/mbox/"},{"id":114170,"url":"https://patchwork.plctlab.org/api/1.2/patches/114170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:24","name":"[v6,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/mbox/"},{"id":114175,"url":"https://patchwork.plctlab.org/api/1.2/patches/114175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:25","name":"[v6,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/mbox/"},{"id":114171,"url":"https://patchwork.plctlab.org/api/1.2/patches/114171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:26","name":"[v6,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/mbox/"},{"id":114172,"url":"https://patchwork.plctlab.org/api/1.2/patches/114172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:27","name":"[v6,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/mbox/"},{"id":114176,"url":"https://patchwork.plctlab.org/api/1.2/patches/114176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:28","name":"[v6,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/mbox/"},{"id":114174,"url":"https://patchwork.plctlab.org/api/1.2/patches/114174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:29","name":"[v6,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/mbox/"},{"id":114246,"url":"https://patchwork.plctlab.org/api/1.2/patches/114246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/","msgid":"<20230629090831.2579210-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-29T09:08:31","name":"LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/mbox/"},{"id":114357,"url":"https://patchwork.plctlab.org/api/1.2/patches/114357/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:58","name":"[v7,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/mbox/"},{"id":114359,"url":"https://patchwork.plctlab.org/api/1.2/patches/114359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:59","name":"[v7,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/mbox/"},{"id":114356,"url":"https://patchwork.plctlab.org/api/1.2/patches/114356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:00","name":"[v7,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/mbox/"},{"id":114363,"url":"https://patchwork.plctlab.org/api/1.2/patches/114363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:01","name":"[v7,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/mbox/"},{"id":114362,"url":"https://patchwork.plctlab.org/api/1.2/patches/114362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:02","name":"[v7,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/mbox/"},{"id":114360,"url":"https://patchwork.plctlab.org/api/1.2/patches/114360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:03","name":"[v7,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/mbox/"},{"id":114364,"url":"https://patchwork.plctlab.org/api/1.2/patches/114364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:04","name":"[v7,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/mbox/"},{"id":114368,"url":"https://patchwork.plctlab.org/api/1.2/patches/114368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/","msgid":"<20230629171839.573187-2-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:26","name":"[01/14] Add support for the Zvbb ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/mbox/"},{"id":114371,"url":"https://patchwork.plctlab.org/api/1.2/patches/114371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/","msgid":"<20230629171839.573187-3-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:27","name":"[02/14] Add support for the Zvbc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/mbox/"},{"id":114374,"url":"https://patchwork.plctlab.org/api/1.2/patches/114374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/","msgid":"<20230629171839.573187-4-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:28","name":"[03/14] Add support for the Zvkg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/mbox/"},{"id":114369,"url":"https://patchwork.plctlab.org/api/1.2/patches/114369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/","msgid":"<20230629171839.573187-5-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:29","name":"[04/14] Add support for the Zvkned ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/mbox/"},{"id":114373,"url":"https://patchwork.plctlab.org/api/1.2/patches/114373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/","msgid":"<20230629171839.573187-6-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:30","name":"[05/14] Add support for the Zvknh[a,b] ISA extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/mbox/"},{"id":114376,"url":"https://patchwork.plctlab.org/api/1.2/patches/114376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/","msgid":"<20230629171839.573187-7-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:31","name":"[06/14] Add support for the Zvksed ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/mbox/"},{"id":114370,"url":"https://patchwork.plctlab.org/api/1.2/patches/114370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/","msgid":"<20230629171839.573187-8-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:32","name":"[07/14] Adds support for the Zvksh ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/mbox/"},{"id":114377,"url":"https://patchwork.plctlab.org/api/1.2/patches/114377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/","msgid":"<20230629171839.573187-9-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:33","name":"[08/14] Add support for the Zvkn ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/mbox/"},{"id":114381,"url":"https://patchwork.plctlab.org/api/1.2/patches/114381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/","msgid":"<20230629171839.573187-10-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:34","name":"[09/14] Allow nested implications for extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/mbox/"},{"id":114382,"url":"https://patchwork.plctlab.org/api/1.2/patches/114382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/","msgid":"<20230629171839.573187-11-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:35","name":"[10/14] Add support for the Zvkng ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/mbox/"},{"id":114372,"url":"https://patchwork.plctlab.org/api/1.2/patches/114372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/","msgid":"<20230629171839.573187-12-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:36","name":"[11/14] Add support for the Zvks ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/mbox/"},{"id":114375,"url":"https://patchwork.plctlab.org/api/1.2/patches/114375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/","msgid":"<20230629171839.573187-13-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:37","name":"[12/14] Add support for the Zvksg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/mbox/"},{"id":114378,"url":"https://patchwork.plctlab.org/api/1.2/patches/114378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/","msgid":"<20230629171839.573187-14-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:38","name":"[13/14] Add support for the Zvknc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/mbox/"},{"id":114383,"url":"https://patchwork.plctlab.org/api/1.2/patches/114383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/","msgid":"<20230629171839.573187-15-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:39","name":"[14/14] Add support for the Zvksc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/mbox/"},{"id":114391,"url":"https://patchwork.plctlab.org/api/1.2/patches/114391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/","msgid":"<20230629182618.2351051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T18:26:18","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/mbox/"},{"id":114494,"url":"https://patchwork.plctlab.org/api/1.2/patches/114494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:23","name":"[COMMITTED] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/mbox/"},{"id":114496,"url":"https://patchwork.plctlab.org/api/1.2/patches/114496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:24","name":"[COMMITTED] sframe: bfd: gas: ld: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/mbox/"},{"id":114492,"url":"https://patchwork.plctlab.org/api/1.2/patches/114492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:25","name":"[COMMITTED] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/mbox/"},{"id":114491,"url":"https://patchwork.plctlab.org/api/1.2/patches/114491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:26","name":"[COMMITTED] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/mbox/"},{"id":114538,"url":"https://patchwork.plctlab.org/api/1.2/patches/114538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/","msgid":"<20230630025308.3258293-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-30T02:53:08","name":"gprofng: fix data race","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":114543,"url":"https://patchwork.plctlab.org/api/1.2/patches/114543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:42","name":"[v1,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/mbox/"},{"id":114544,"url":"https://patchwork.plctlab.org/api/1.2/patches/114544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:43","name":"[v1,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/mbox/"},{"id":114557,"url":"https://patchwork.plctlab.org/api/1.2/patches/114557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/","msgid":"<20230630051451.1867944-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T05:14:51","name":"ld: Use [list ] syntax to define run_tests in indirect.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/mbox/"},{"id":114580,"url":"https://patchwork.plctlab.org/api/1.2/patches/114580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/","msgid":"<20230630060757.2006878-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:07:57","name":"ld: Use run_host_cmd_yesno in indirect.exp instead of catch exec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/mbox/"},{"id":114592,"url":"https://patchwork.plctlab.org/api/1.2/patches/114592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/","msgid":"<20230630064559.2282365-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:45:59","name":"MIPS: N64, mark .interp as INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/mbox/"},{"id":114606,"url":"https://patchwork.plctlab.org/api/1.2/patches/114606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-06-30T07:53:13","name":"Add the .seh_ifrepeat and .seh_ifnrepeat directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/mbox/"},{"id":114625,"url":"https://patchwork.plctlab.org/api/1.2/patches/114625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:15","name":"[v2,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/mbox/"},{"id":114627,"url":"https://patchwork.plctlab.org/api/1.2/patches/114627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:16","name":"[v2,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/mbox/"},{"id":114639,"url":"https://patchwork.plctlab.org/api/1.2/patches/114639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/","msgid":"<878rc1707w.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-30T09:45:07","name":"Commit: Fix used before initialised warnings from Clang 16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/mbox/"},{"id":114709,"url":"https://patchwork.plctlab.org/api/1.2/patches/114709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/","msgid":"<20230630123259.1900571-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-30T12:32:59","name":"opcodes/loongarch: Mark address offset operands of LVZ/LBT insns as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/mbox/"},{"id":114726,"url":"https://patchwork.plctlab.org/api/1.2/patches/114726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/","msgid":"<20230630134436.1237733-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:44:36","name":"[aarch64] sme: Core file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/mbox/"},{"id":114727,"url":"https://patchwork.plctlab.org/api/1.2/patches/114727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/","msgid":"<20230630134519.1237879-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:45:19","name":"[aarch64] sme2: Teach binutils/BFD about the NT_ARM_ZT register set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/mbox/"},{"id":26,"url":"https://patchwork.plctlab.org/api/1.2/bundles/26/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-07","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":114893,"url":"https://patchwork.plctlab.org/api/1.2/patches/114893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:11","name":"[v5,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/mbox/"},{"id":114888,"url":"https://patchwork.plctlab.org/api/1.2/patches/114888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:12","name":"[v5,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/mbox/"},{"id":114896,"url":"https://patchwork.plctlab.org/api/1.2/patches/114896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:13","name":"[v5,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/mbox/"},{"id":114889,"url":"https://patchwork.plctlab.org/api/1.2/patches/114889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:14","name":"[v5,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/mbox/"},{"id":114890,"url":"https://patchwork.plctlab.org/api/1.2/patches/114890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:15","name":"[v5,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/mbox/"},{"id":114899,"url":"https://patchwork.plctlab.org/api/1.2/patches/114899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:16","name":"[v5,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/mbox/"},{"id":114892,"url":"https://patchwork.plctlab.org/api/1.2/patches/114892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:17","name":"[v5,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/mbox/"},{"id":114895,"url":"https://patchwork.plctlab.org/api/1.2/patches/114895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:18","name":"[v5,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/mbox/"},{"id":114901,"url":"https://patchwork.plctlab.org/api/1.2/patches/114901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:19","name":"[v5,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/mbox/"},{"id":114894,"url":"https://patchwork.plctlab.org/api/1.2/patches/114894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:20","name":"[v5,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/mbox/"},{"id":114897,"url":"https://patchwork.plctlab.org/api/1.2/patches/114897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:21","name":"[v5,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/mbox/"},{"id":114903,"url":"https://patchwork.plctlab.org/api/1.2/patches/114903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:22","name":"[v5,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/mbox/"},{"id":114898,"url":"https://patchwork.plctlab.org/api/1.2/patches/114898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:23","name":"[v5,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/mbox/"},{"id":114900,"url":"https://patchwork.plctlab.org/api/1.2/patches/114900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:24","name":"[v5,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/mbox/"},{"id":114902,"url":"https://patchwork.plctlab.org/api/1.2/patches/114902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:25","name":"[v5,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/mbox/"},{"id":114949,"url":"https://patchwork.plctlab.org/api/1.2/patches/114949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:50","name":"[v6,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/mbox/"},{"id":114952,"url":"https://patchwork.plctlab.org/api/1.2/patches/114952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:51","name":"[v6,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/mbox/"},{"id":114955,"url":"https://patchwork.plctlab.org/api/1.2/patches/114955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:52","name":"[v6,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/mbox/"},{"id":114958,"url":"https://patchwork.plctlab.org/api/1.2/patches/114958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:53","name":"[v6,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/mbox/"},{"id":114953,"url":"https://patchwork.plctlab.org/api/1.2/patches/114953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:54","name":"[v6,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/mbox/"},{"id":114950,"url":"https://patchwork.plctlab.org/api/1.2/patches/114950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:55","name":"[v6,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/mbox/"},{"id":114956,"url":"https://patchwork.plctlab.org/api/1.2/patches/114956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:56","name":"[v6,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/mbox/"},{"id":114954,"url":"https://patchwork.plctlab.org/api/1.2/patches/114954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:57","name":"[v6,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/mbox/"},{"id":114960,"url":"https://patchwork.plctlab.org/api/1.2/patches/114960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:58","name":"[v6,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/mbox/"},{"id":114951,"url":"https://patchwork.plctlab.org/api/1.2/patches/114951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:59","name":"[v6,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/mbox/"},{"id":114962,"url":"https://patchwork.plctlab.org/api/1.2/patches/114962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:00","name":"[v6,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/mbox/"},{"id":114957,"url":"https://patchwork.plctlab.org/api/1.2/patches/114957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:01","name":"[v6,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/mbox/"},{"id":114963,"url":"https://patchwork.plctlab.org/api/1.2/patches/114963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:02","name":"[v6,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/mbox/"},{"id":114961,"url":"https://patchwork.plctlab.org/api/1.2/patches/114961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:03","name":"[v6,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/mbox/"},{"id":114964,"url":"https://patchwork.plctlab.org/api/1.2/patches/114964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:04","name":"[v6,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/mbox/"},{"id":115075,"url":"https://patchwork.plctlab.org/api/1.2/patches/115075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/","msgid":"<20230702101422.762791-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T10:14:22","name":"LoongArch: gas: Fix shared builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/mbox/"},{"id":115076,"url":"https://patchwork.plctlab.org/api/1.2/patches/115076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:16:07","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/mbox/"},{"id":115077,"url":"https://patchwork.plctlab.org/api/1.2/patches/115077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:18:31","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/mbox/"},{"id":115083,"url":"https://patchwork.plctlab.org/api/1.2/patches/115083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:52","name":"[1/2] binutils: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/mbox/"},{"id":115082,"url":"https://patchwork.plctlab.org/api/1.2/patches/115082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:53","name":"[2/2] gas: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/mbox/"},{"id":115188,"url":"https://patchwork.plctlab.org/api/1.2/patches/115188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/","msgid":"<20230703044321.2951358-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T04:43:21","name":"ld: fix plugin tests for MIPS PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/mbox/"},{"id":115284,"url":"https://patchwork.plctlab.org/api/1.2/patches/115284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/","msgid":"<20230703101047.2589341-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-03T10:10:47","name":"RISC-V: Zvkh[a,b]: Remove individual instruction class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/mbox/"},{"id":115301,"url":"https://patchwork.plctlab.org/api/1.2/patches/115301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/","msgid":"<20230703103647.3162351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:36:47","name":"MIPS: Don'\''t __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/mbox/"},{"id":115305,"url":"https://patchwork.plctlab.org/api/1.2/patches/115305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/","msgid":"<20230703105034.3163572-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:50:34","name":"[v2] MIPS: Don'\''t move __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/mbox/"},{"id":115445,"url":"https://patchwork.plctlab.org/api/1.2/patches/115445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/","msgid":"<20230703181052.41059-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-03T18:10:52","name":"[Committed] IBM Z: Fix pcrel relocs for symA-symB expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/mbox/"},{"id":115692,"url":"https://patchwork.plctlab.org/api/1.2/patches/115692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/","msgid":"<20230704102703.650038-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:02","name":"[committed,1/2] arc: Update neg<.f> 0,b encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/mbox/"},{"id":115691,"url":"https://patchwork.plctlab.org/api/1.2/patches/115691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/","msgid":"<20230704102703.650038-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:03","name":"[committed,2/2] arc: Update default target CPU to match GCC defaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/mbox/"},{"id":115742,"url":"https://patchwork.plctlab.org/api/1.2/patches/115742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/","msgid":"<20230704121832.222400-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-04T12:18:32","name":"Align linkerscript symbols according to ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/mbox/"},{"id":115827,"url":"https://patchwork.plctlab.org/api/1.2/patches/115827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:18:32","name":"[01/10] x86: fold certain legacy/VEX table entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/mbox/"},{"id":115828,"url":"https://patchwork.plctlab.org/api/1.2/patches/115828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/","msgid":"<18221c8c-4d6e-f0f1-3738-785023be1268@suse.com>","list_archive_url":null,"date":"2023-07-04T15:19:53","name":"[02/10] x86: fold legacy/VEX {,V}MOV{H,L}* entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/mbox/"},{"id":115829,"url":"https://patchwork.plctlab.org/api/1.2/patches/115829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/","msgid":"<46594eee-305a-8913-c407-806158fbbe8f@suse.com>","list_archive_url":null,"date":"2023-07-04T15:20:35","name":"[03/10] x86: {,V}MOVNT* don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/mbox/"},{"id":115830,"url":"https://patchwork.plctlab.org/api/1.2/patches/115830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/","msgid":"<02a1aabf-4759-009b-5718-f567ed39b81c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:02","name":"[04/10] x86: misc further memory-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/mbox/"},{"id":115832,"url":"https://patchwork.plctlab.org/api/1.2/patches/115832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/","msgid":"<96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:38","name":"[05/10] x86: SIMD shift-by-immediate don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/mbox/"},{"id":115834,"url":"https://patchwork.plctlab.org/api/1.2/patches/115834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:22:06","name":"[06/10] x86: slightly rework handling of some register-only insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/mbox/"},{"id":115835,"url":"https://patchwork.plctlab.org/api/1.2/patches/115835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/","msgid":"<25535360-ad14-8ed2-bd86-b96f97306e43@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:31","name":"[07/10] x86: various operations on mask registers can avoid going through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/mbox/"},{"id":115833,"url":"https://patchwork.plctlab.org/api/1.2/patches/115833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/","msgid":"<54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:59","name":"[08/10] x86: misc further register-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/mbox/"},{"id":115837,"url":"https://patchwork.plctlab.org/api/1.2/patches/115837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:23:25","name":"[09/10] x86: convert 0FXOP to just XOP in enumerator names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/mbox/"},{"id":115836,"url":"https://patchwork.plctlab.org/api/1.2/patches/115836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/","msgid":"<126aeaee-40ae-34aa-5e30-9579264d6336@suse.com>","list_archive_url":null,"date":"2023-07-04T15:24:08","name":"[10/10] x86: simplify table-referencing macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/mbox/"},{"id":116027,"url":"https://patchwork.plctlab.org/api/1.2/patches/116027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/","msgid":"<20230705084213.91043-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-07-05T08:42:13","name":"[RISC-V] Fix the valid gp range for gp relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/mbox/"},{"id":116978,"url":"https://patchwork.plctlab.org/api/1.2/patches/116978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/","msgid":"<20230707054306.2810080-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-07T05:43:06","name":"[v3] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/mbox/"},{"id":117059,"url":"https://patchwork.plctlab.org/api/1.2/patches/117059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/","msgid":"<20230707101024.2863421-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-07T10:10:24","name":"[committed] arc: Update/Add ARCv3 support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/mbox/"},{"id":117125,"url":"https://patchwork.plctlab.org/api/1.2/patches/117125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-07T12:01:07","name":"ld: fix build with old glibc / gcc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/mbox/"},{"id":117135,"url":"https://patchwork.plctlab.org/api/1.2/patches/117135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/","msgid":"<88c2fb96-185d-ae27-c025-ed025ed54641@suse.com>","list_archive_url":null,"date":"2023-07-07T13:47:35","name":"ld/PDB: fix off-by-1 in add_globals_ref()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/mbox/"},{"id":117306,"url":"https://patchwork.plctlab.org/api/1.2/patches/117306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/","msgid":"<878rbrgzoz.fsf@gmail.com>","list_archive_url":null,"date":"2023-07-07T21:47:48","name":"objdump: Round ASCII art lines in jump visualization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/mbox/"},{"id":117387,"url":"https://patchwork.plctlab.org/api/1.2/patches/117387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/","msgid":"<20230708053035.528911-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-08T05:30:35","name":"[v4] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/mbox/"},{"id":118315,"url":"https://patchwork.plctlab.org/api/1.2/patches/118315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/","msgid":"<20230711083214.689474-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-11T08:32:14","name":"[v2] RISC-V: Support Zca/f/d extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/mbox/"},{"id":118324,"url":"https://patchwork.plctlab.org/api/1.2/patches/118324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:30","name":"[1/2] LoongArch: bfd: Remove elf_seg_map condition in loongarch_elf_relax_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/mbox/"},{"id":118325,"url":"https://patchwork.plctlab.org/api/1.2/patches/118325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:31","name":"[2/2] LoongArch: bfd: Add counter to get real relax region","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/mbox/"},{"id":118766,"url":"https://patchwork.plctlab.org/api/1.2/patches/118766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:38:28","name":".noinit and .persistent alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/mbox/"},{"id":118767,"url":"https://patchwork.plctlab.org/api/1.2/patches/118767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:39:51","name":".noinit and .persistent for msp430","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/mbox/"},{"id":118801,"url":"https://patchwork.plctlab.org/api/1.2/patches/118801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T03:54:33","name":"Support NEXT_SECTION in ALIGNOF and SIZEOF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/mbox/"},{"id":119149,"url":"https://patchwork.plctlab.org/api/1.2/patches/119149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/","msgid":"<20230712124036.3385283-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-12T12:40:36","name":"[v2] RISC-V: Supports Zcb extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/mbox/"},{"id":119190,"url":"https://patchwork.plctlab.org/api/1.2/patches/119190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-07-12T13:56:54","name":"Let '\''^'\'' through the lexer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/mbox/"},{"id":119481,"url":"https://patchwork.plctlab.org/api/1.2/patches/119481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/","msgid":"<62b68369-0d02-3472-bbe6-cb627661252e@oracle.com>","list_archive_url":null,"date":"2023-07-13T02:35:06","name":"Patch for version.texi?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/mbox/"},{"id":119567,"url":"https://patchwork.plctlab.org/api/1.2/patches/119567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:32:59","name":"[1/5] Support Intel AVX-VNNI-INT16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/mbox/"},{"id":119565,"url":"https://patchwork.plctlab.org/api/1.2/patches/119565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:00","name":"[2/5] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/mbox/"},{"id":119563,"url":"https://patchwork.plctlab.org/api/1.2/patches/119563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:01","name":"[3/5] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/mbox/"},{"id":119566,"url":"https://patchwork.plctlab.org/api/1.2/patches/119566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:02","name":"[4/5] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/mbox/"},{"id":119562,"url":"https://patchwork.plctlab.org/api/1.2/patches/119562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:03","name":"[5/5] Support Intel PBNDKB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/mbox/"},{"id":119993,"url":"https://patchwork.plctlab.org/api/1.2/patches/119993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/","msgid":"<20230713153738.2638727-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-13T15:37:38","name":"gprofng: 30602 [2.41] gprofng test hangs on i686-linux-gnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":120205,"url":"https://patchwork.plctlab.org/api/1.2/patches/120205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:34:41","name":"AIX_WEAK_SUPPORT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/mbox/"},{"id":120206,"url":"https://patchwork.plctlab.org/api/1.2/patches/120206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:20","name":"More tidies to objcopy archive handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/mbox/"},{"id":120207,"url":"https://patchwork.plctlab.org/api/1.2/patches/120207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:48","name":"Fix loongarch build with gcc-4.5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/mbox/"},{"id":120208,"url":"https://patchwork.plctlab.org/api/1.2/patches/120208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:36:51","name":"Make the default gas symbol hash table larger","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/mbox/"},{"id":120326,"url":"https://patchwork.plctlab.org/api/1.2/patches/120326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/","msgid":"<2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com>","list_archive_url":null,"date":"2023-07-14T08:22:56","name":"'\''make pdf'\'' fails due to: [PATCH] Let '\''^'\'' through the lexer]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/mbox/"},{"id":120394,"url":"https://patchwork.plctlab.org/api/1.2/patches/120394/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/","msgid":"<40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:17","name":"[1/2] x86: simplify disassembly of LAR/LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/mbox/"},{"id":120395,"url":"https://patchwork.plctlab.org/api/1.2/patches/120395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/","msgid":"<7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:39","name":"[2/2] x86: adjust disassembly of insns operating on selector values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/mbox/"},{"id":120981,"url":"https://patchwork.plctlab.org/api/1.2/patches/120981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-16T23:07:57","name":"PR10957, Missing option to really print section+offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/mbox/"},{"id":121117,"url":"https://patchwork.plctlab.org/api/1.2/patches/121117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:28","name":"[1/2] LoongArch: Fix instruction immediate bug caused by sign-extend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/mbox/"},{"id":121118,"url":"https://patchwork.plctlab.org/api/1.2/patches/121118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:29","name":"[2/2] LoongArch: Fix immediate overflow check bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/mbox/"},{"id":121130,"url":"https://patchwork.plctlab.org/api/1.2/patches/121130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/","msgid":"<20230717084146.7978-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-07-17T08:41:46","name":"[gdb/build] Fix Wlto-type-mismatch in opcodes/ft32-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/mbox/"},{"id":121835,"url":"https://patchwork.plctlab.org/api/1.2/patches/121835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/","msgid":"<20230718075412.1304548-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T07:54:12","name":"[v2] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/mbox/"},{"id":121848,"url":"https://patchwork.plctlab.org/api/1.2/patches/121848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/","msgid":"<20230718080915.1391780-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:09:15","name":"[v2] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/mbox/"},{"id":121854,"url":"https://patchwork.plctlab.org/api/1.2/patches/121854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/","msgid":"<20230718081358.1394673-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:13:58","name":"[v2] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/mbox/"},{"id":122353,"url":"https://patchwork.plctlab.org/api/1.2/patches/122353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:07","name":"gas 32-bit host compile warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/mbox/"},{"id":122354,"url":"https://patchwork.plctlab.org/api/1.2/patches/122354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:45","name":"Build all the objdump extensions with --enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/mbox/"},{"id":122355,"url":"https://patchwork.plctlab.org/api/1.2/patches/122355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:41:25","name":"Tidy binutils configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/mbox/"},{"id":122356,"url":"https://patchwork.plctlab.org/api/1.2/patches/122356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:42:10","name":"[GOLD,PowerPC64] Debug info relocation overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/mbox/"},{"id":122359,"url":"https://patchwork.plctlab.org/api/1.2/patches/122359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/","msgid":"<20230719021721.776961-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-19T02:17:21","name":"LoongArch: ld: Simplify inserting IRELATIVE relocations to .rela.dyn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/mbox/"},{"id":122541,"url":"https://patchwork.plctlab.org/api/1.2/patches/122541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/","msgid":"<0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org>","list_archive_url":null,"date":"2023-07-19T10:54:58","name":"objcopy embeds the current time and ignores SOURCE_DATE_EPOCH making the output unreproducible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/mbox/"},{"id":123087,"url":"https://patchwork.plctlab.org/api/1.2/patches/123087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/","msgid":"<20230720083213.2280286-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-20T08:32:13","name":"Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/mbox/"},{"id":123319,"url":"https://patchwork.plctlab.org/api/1.2/patches/123319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2023-07-20T14:39:14","name":"xtensa: add dynconfig option for ld/gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/mbox/"},{"id":123564,"url":"https://patchwork.plctlab.org/api/1.2/patches/123564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/","msgid":"<20230721053218.16817-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-07-21T05:32:18","name":"RISC-V: Fix wrongly inserted IRELATIVE relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/mbox/"},{"id":123611,"url":"https://patchwork.plctlab.org/api/1.2/patches/123611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/","msgid":"<32719c54-c66a-384e-d570-ebefe607e3e9@suse.com>","list_archive_url":null,"date":"2023-07-21T07:12:50","name":"[RFC] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/mbox/"},{"id":123632,"url":"https://patchwork.plctlab.org/api/1.2/patches/123632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:50","name":"[1/7] kvx: Add bf files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/mbox/"},{"id":123627,"url":"https://patchwork.plctlab.org/api/1.2/patches/123627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:51","name":"[2/7] kvx: Add binutils files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/mbox/"},{"id":123629,"url":"https://patchwork.plctlab.org/api/1.2/patches/123629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:53","name":"[4/7] kvx: Add ld files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/mbox/"},{"id":123635,"url":"https://patchwork.plctlab.org/api/1.2/patches/123635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-6-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:54","name":"[5/7] kvx: Add include files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/mbox/"},{"id":123631,"url":"https://patchwork.plctlab.org/api/1.2/patches/123631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:56","name":"[7/7] kvx: Add toplevel files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/mbox/"},{"id":123757,"url":"https://patchwork.plctlab.org/api/1.2/patches/123757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/","msgid":"<20230721103336.22880-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T10:33:36","name":"[COMMITTED] DesCGENization of the BPF binutils port","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/mbox/"},{"id":123835,"url":"https://patchwork.plctlab.org/api/1.2/patches/123835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/","msgid":"<20230721124052.1374-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T12:40:52","name":"[COMMITTED] bpf: add missing bpf-dis.c to opcodes/Makefile.am","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/mbox/"},{"id":123913,"url":"https://patchwork.plctlab.org/api/1.2/patches/123913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/","msgid":"","list_archive_url":null,"date":"2023-07-21T15:16:20","name":"[1/1] gas: add new command line option --no-group-check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/mbox/"},{"id":123924,"url":"https://patchwork.plctlab.org/api/1.2/patches/123924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/","msgid":"<20230721152656.4122973-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-21T15:26:56","name":"NEWS: record mips*64 CPU name and -gnuabi64 ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/mbox/"},{"id":124044,"url":"https://patchwork.plctlab.org/api/1.2/patches/124044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/","msgid":"<20230721175855.6460-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T17:58:55","name":"bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/mbox/"},{"id":124045,"url":"https://patchwork.plctlab.org/api/1.2/patches/124045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/","msgid":"<20230721180158.8573-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:01:58","name":"[COMMITTED,1/2] bpf: opcodes, gas: support for signed register move V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/mbox/"},{"id":124046,"url":"https://patchwork.plctlab.org/api/1.2/patches/124046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/","msgid":"<20230721180220.8632-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:02:20","name":"[COMMITTED,2/2] bpf: opcodes, gas: support for signed load V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/mbox/"},{"id":124061,"url":"https://patchwork.plctlab.org/api/1.2/patches/124061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/","msgid":"<20230721185459.7125-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:54:59","name":"[v2] bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/mbox/"},{"id":124567,"url":"https://patchwork.plctlab.org/api/1.2/patches/124567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/","msgid":"<20230723232249.15739-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-23T23:22:49","name":"bpf: add support for jal/gotol jump instruction with 32-bit target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/mbox/"},{"id":124569,"url":"https://patchwork.plctlab.org/api/1.2/patches/124569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/","msgid":"<20230724001401.2253-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:14:01","name":"[COMMITTED] bpf: gas, opcodes: fix pseudoc syntax for MOVS* and LDXS* insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/mbox/"},{"id":124571,"url":"https://patchwork.plctlab.org/api/1.2/patches/124571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/","msgid":"<20230724005651.15597-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:56:51","name":"[COMMITTED] bpf: gas, include, opcode: add suppor for instructions BSWAP{16, 32, 64}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/mbox/"},{"id":124583,"url":"https://patchwork.plctlab.org/api/1.2/patches/124583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/","msgid":"<18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T02:52:16","name":"RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124611,"url":"https://patchwork.plctlab.org/api/1.2/patches/124611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/","msgid":"<20230724052442.498966-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T05:24:42","name":"RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/mbox/"},{"id":124618,"url":"https://patchwork.plctlab.org/api/1.2/patches/124618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:51","name":"[1/2] RISC-V: Prohibit the '\''Zcf'\'' extension on RV64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124619,"url":"https://patchwork.plctlab.org/api/1.2/patches/124619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:52","name":"[2/2] RISC-V: Implications from '\''Zc[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124661,"url":"https://patchwork.plctlab.org/api/1.2/patches/124661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/","msgid":"<20230724074904.637833-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T07:49:04","name":"RISC-V: Add '\''Zacas'\'' extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/mbox/"},{"id":125259,"url":"https://patchwork.plctlab.org/api/1.2/patches/125259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/","msgid":"<695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T01:56:28","name":"[1/1] RISC-V: Enable RVC on \".option arch, +zca\" etc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125263,"url":"https://patchwork.plctlab.org/api/1.2/patches/125263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:44","name":"[1/2] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125264,"url":"https://patchwork.plctlab.org/api/1.2/patches/125264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:45","name":"[2/2] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125265,"url":"https://patchwork.plctlab.org/api/1.2/patches/125265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T02:35:10","name":"[v2] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125496,"url":"https://patchwork.plctlab.org/api/1.2/patches/125496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/","msgid":"<20230725104738.8619-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-25T10:47:38","name":"RISC-V: Remove redundant RVV opcode definitions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/mbox/"},{"id":125567,"url":"https://patchwork.plctlab.org/api/1.2/patches/125567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T12:19:34","name":"[1/1] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/mbox/"},{"id":125798,"url":"https://patchwork.plctlab.org/api/1.2/patches/125798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/","msgid":"<20230725203805.9376-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:38:05","name":"bpf: Update atomic instruction pseudo-C syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/mbox/"},{"id":125799,"url":"https://patchwork.plctlab.org/api/1.2/patches/125799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/","msgid":"<20230725204142.9462-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:41:42","name":"bpf: Add atomic compare-and-exchange instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/mbox/"},{"id":125800,"url":"https://patchwork.plctlab.org/api/1.2/patches/125800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/","msgid":"<20230725204435.9560-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:44:35","name":"bpf: accept # as an inline comment char","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/mbox/"},{"id":125996,"url":"https://patchwork.plctlab.org/api/1.2/patches/125996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/","msgid":"<12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T00:05:53","name":"[v4,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126009,"url":"https://patchwork.plctlab.org/api/1.2/patches/126009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:17","name":"Regen bpf opcodes POTFILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/mbox/"},{"id":126010,"url":"https://patchwork.plctlab.org/api/1.2/patches/126010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:43","name":"bpf: format not a string literal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/mbox/"},{"id":126011,"url":"https://patchwork.plctlab.org/api/1.2/patches/126011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:43:56","name":"Don'\''t warn on .attach_to_group to same group","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/mbox/"},{"id":126013,"url":"https://patchwork.plctlab.org/api/1.2/patches/126013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:15","name":"[GOLD] reporting local symbol names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/mbox/"},{"id":126014,"url":"https://patchwork.plctlab.org/api/1.2/patches/126014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:57","name":"PR30657, gprof heap buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/mbox/"},{"id":126031,"url":"https://patchwork.plctlab.org/api/1.2/patches/126031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/","msgid":"<5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T01:51:15","name":"RISC-V: Add actual '\''Zvkt'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126042,"url":"https://patchwork.plctlab.org/api/1.2/patches/126042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/","msgid":"<20230726032206.494326-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T03:22:06","name":"RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/mbox/"},{"id":126208,"url":"https://patchwork.plctlab.org/api/1.2/patches/126208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:21","name":"[v2,1/2] RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/mbox/"},{"id":126207,"url":"https://patchwork.plctlab.org/api/1.2/patches/126207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:22","name":"[2/2] RISC-V: Support Zcmp cm.mv instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/mbox/"},{"id":126233,"url":"https://patchwork.plctlab.org/api/1.2/patches/126233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/","msgid":"<20230726094059.25399-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T09:40:59","name":"[COMMITTED] bpf: fix register NEG[32] instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/mbox/"},{"id":126342,"url":"https://patchwork.plctlab.org/api/1.2/patches/126342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/","msgid":"<20230726130342.12119-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T13:03:42","name":"[COMMITTED] bpf: gas: add negi and neg32i tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/mbox/"},{"id":126575,"url":"https://patchwork.plctlab.org/api/1.2/patches/126575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:19","name":"[RFC,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126576,"url":"https://patchwork.plctlab.org/api/1.2/patches/126576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:20","name":"[RFC,2/3] RISC-V: Add complex implications from '\''C'\''+'\''[DF]'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126577,"url":"https://patchwork.plctlab.org/api/1.2/patches/126577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"<8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-27T00:30:21","name":"[RFC,3/3] RISC-V: \".option norvc\" to disable '\''C'\'' and subsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126719,"url":"https://patchwork.plctlab.org/api/1.2/patches/126719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/","msgid":"<20230727071550.1814187-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-27T07:15:50","name":"Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/mbox/"},{"id":126884,"url":"https://patchwork.plctlab.org/api/1.2/patches/126884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:07","name":"[1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/mbox/"},{"id":126885,"url":"https://patchwork.plctlab.org/api/1.2/patches/126885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:08","name":"[2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/mbox/"},{"id":126984,"url":"https://patchwork.plctlab.org/api/1.2/patches/126984/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:09:22","name":"sh: uninitialised sh_operand_info.type in get_specific","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/mbox/"},{"id":126985,"url":"https://patchwork.plctlab.org/api/1.2/patches/126985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:10:19","name":"/DISCARD/ in ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/mbox/"},{"id":127033,"url":"https://patchwork.plctlab.org/api/1.2/patches/127033/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/","msgid":"<20230727154405.3013782-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-27T15:44:05","name":"gprofng: create a list of available views","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":127060,"url":"https://patchwork.plctlab.org/api/1.2/patches/127060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-07-27T16:48:24","name":"RISC-V: Do not gp relax against an ABS symbol if it is far away.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":127297,"url":"https://patchwork.plctlab.org/api/1.2/patches/127297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T03:37:34","name":"[COMMITTED] Fix typo in riscv-dis.c comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127316,"url":"https://patchwork.plctlab.org/api/1.2/patches/127316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:39:56","name":"coff/pe/xcoff and --extract-symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/mbox/"},{"id":127317,"url":"https://patchwork.plctlab.org/api/1.2/patches/127317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:40:27","name":"Fix recent x86 pe/coff testsuite regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/mbox/"},{"id":127318,"url":"https://patchwork.plctlab.org/api/1.2/patches/127318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:41:05","name":"ldscripts/empty-address vs. xcoff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/mbox/"},{"id":127320,"url":"https://patchwork.plctlab.org/api/1.2/patches/127320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:32","name":"[committed,01/16] Revert \"MIPS: support mips*64 as CPU and gnuabi64 as ABI\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/mbox/"},{"id":127321,"url":"https://patchwork.plctlab.org/api/1.2/patches/127321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:38","name":"[committed,02/16] MIPS/LD: Include n64 `.interp'\'' with INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/mbox/"},{"id":127322,"url":"https://patchwork.plctlab.org/api/1.2/patches/127322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:42","name":"[committed,03/16] MIPS/GAS/testsuite: Disable compact EH #7 tests with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/mbox/"},{"id":127325,"url":"https://patchwork.plctlab.org/api/1.2/patches/127325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:47","name":"[committed,04/16] MIPS/LD/testsuite: Fix unaligned JALX failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/mbox/"},{"id":127327,"url":"https://patchwork.plctlab.org/api/1.2/patches/127327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:51","name":"[committed,05/16] MIPS/LD/testsuite: Fix JALR relaxation test failure with IRIX 6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/mbox/"},{"id":127323,"url":"https://patchwork.plctlab.org/api/1.2/patches/127323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:55","name":"[committed,06/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with IRIX targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/mbox/"},{"id":127331,"url":"https://patchwork.plctlab.org/api/1.2/patches/127331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:02","name":"[committed,07/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/mbox/"},{"id":127324,"url":"https://patchwork.plctlab.org/api/1.2/patches/127324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:07","name":"[committed,08/16] MIPS/LD/testsuite: Run `got-dump-1'\'' for o32/n32 ABIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/mbox/"},{"id":127326,"url":"https://patchwork.plctlab.org/api/1.2/patches/127326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:12","name":"[committed,09/16] MIPS/GAS/testsuite: Force o32 for tests expecting 32-bit addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/mbox/"},{"id":127329,"url":"https://patchwork.plctlab.org/api/1.2/patches/127329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:16","name":"[committed,10/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test n64 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/mbox/"},{"id":127328,"url":"https://patchwork.plctlab.org/api/1.2/patches/127328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:20","name":"[committed,11/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test IRIX 6 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/mbox/"},{"id":127330,"url":"https://patchwork.plctlab.org/api/1.2/patches/127330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:24","name":"[committed,12/16] testsuite: Also discard the `.MIPS.options'\'' section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/mbox/"},{"id":127333,"url":"https://patchwork.plctlab.org/api/1.2/patches/127333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:28","name":"[committed,13/16] MIPS/testsuite: Handle 64-bit addresses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/mbox/"},{"id":127334,"url":"https://patchwork.plctlab.org/api/1.2/patches/127334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:33","name":"[committed,14/16] testsuite: Handle composed R_MIPS_NONE relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/mbox/"},{"id":127335,"url":"https://patchwork.plctlab.org/api/1.2/patches/127335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:37","name":"[committed,15/16] MIPS/GAS/testsuite: Fix n64 compact EH failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/mbox/"},{"id":127332,"url":"https://patchwork.plctlab.org/api/1.2/patches/127332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:42","name":"[committed,16/16] MIPS: Support `-gnuabi64'\'' target triplet suffix for 64-bit Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/mbox/"},{"id":127491,"url":"https://patchwork.plctlab.org/api/1.2/patches/127491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T09:52:32","name":"gas: amend X_unsigned uses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/mbox/"},{"id":127697,"url":"https://patchwork.plctlab.org/api/1.2/patches/127697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/","msgid":"<20230728152042.401562-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T15:20:34","name":"ld: Fix test failures with --enable-textrel-check=error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/mbox/"},{"id":127730,"url":"https://patchwork.plctlab.org/api/1.2/patches/127730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/","msgid":"<20230728162440.32565-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-28T16:24:40","name":"[COMMITTED] bpf: gas: support relaxation of V4 jump instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/mbox/"},{"id":127831,"url":"https://patchwork.plctlab.org/api/1.2/patches/127831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/","msgid":"<20230728185504.2455308-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T18:55:01","name":"ld: fix typo in --enable-warn-rwx-segments help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/mbox/"},{"id":127957,"url":"https://patchwork.plctlab.org/api/1.2/patches/127957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-29T01:56:18","name":"[REVIEW,ONLY,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127958,"url":"https://patchwork.plctlab.org/api/1.2/patches/127958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:19","name":"[REVIEW,ONLY,2/3] MOCK: RISC-V: Add '\''Zce'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127959,"url":"https://patchwork.plctlab.org/api/1.2/patches/127959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:20","name":"[REVIEW,ONLY,3/3] MOCK: RISC-V: Tests for '\''Zce'\'' implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128259,"url":"https://patchwork.plctlab.org/api/1.2/patches/128259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/","msgid":"<20230730190907.22720-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T19:09:07","name":"[COMMITTED] bpf: gas: add field overflow checking to the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/mbox/"},{"id":128281,"url":"https://patchwork.plctlab.org/api/1.2/patches/128281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/","msgid":"<20230730204712.10563-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T20:47:12","name":"[COMMITTED] bpf: include, bfd, opcodes: add EF_BPF_CPUVER ELF header flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/mbox/"},{"id":128555,"url":"https://patchwork.plctlab.org/api/1.2/patches/128555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/","msgid":"<55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-31T10:25:03","name":"[COMMITTED] RISC-V: Fix typo in the test case name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128692,"url":"https://patchwork.plctlab.org/api/1.2/patches/128692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/","msgid":"<20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com>","list_archive_url":null,"date":"2023-07-31T13:44:22","name":"gas: rework timestamp preservation on doc/asconfig.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/mbox/"},{"id":28,"url":"https://patchwork.plctlab.org/api/1.2/bundles/28/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-08","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":128888,"url":"https://patchwork.plctlab.org/api/1.2/patches/128888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/","msgid":"<20230731223140.3343971-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-07-31T22:31:40","name":"gprofng: Fix build with 64bit file offset on 32bit machines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/mbox/"},{"id":129513,"url":"https://patchwork.plctlab.org/api/1.2/patches/129513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:27:59","name":"Don'\''t declare xmalloc or xrealloc in bucomm.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/mbox/"},{"id":129514,"url":"https://patchwork.plctlab.org/api/1.2/patches/129514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:29:06","name":"Don'\''t declare xmalloc and others in ldmisc.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/mbox/"},{"id":129965,"url":"https://patchwork.plctlab.org/api/1.2/patches/129965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/","msgid":"<20230802164720.519587-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-08-02T16:47:20","name":"Remove PEI_HEADERS define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/mbox/"},{"id":130219,"url":"https://patchwork.plctlab.org/api/1.2/patches/130219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/","msgid":"<92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:03:51","name":"[1/1] RISC-V: Imply '\''Zicsr'\'' from '\''Zve32x'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130222,"url":"https://patchwork.plctlab.org/api/1.2/patches/130222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:53","name":"[REVIEW,ONLY,1/4] UNRATIFIED RISC-V: Add '\''Zfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130223,"url":"https://patchwork.plctlab.org/api/1.2/patches/130223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:54","name":"[REVIEW,ONLY,2/4] UNRATIFIED RISC-V: Add '\''Zvfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130227,"url":"https://patchwork.plctlab.org/api/1.2/patches/130227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:55","name":"[REVIEW,ONLY,3/4] UNRATIFIED RISC-V: Add '\''Zvfbfwma'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130226,"url":"https://patchwork.plctlab.org/api/1.2/patches/130226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:56","name":"[REVIEW,ONLY,4/4] RISC-V: Tentative \".bfloat16\" assembly support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130237,"url":"https://patchwork.plctlab.org/api/1.2/patches/130237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T01:19:19","name":"RISC-V: Remove support for non-existing '\''Zve32d'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130312,"url":"https://patchwork.plctlab.org/api/1.2/patches/130312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T06:00:03","name":"RISC-V: Add support for '\''Zvfh'\'' and '\''Zvfhmin'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130313,"url":"https://patchwork.plctlab.org/api/1.2/patches/130313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/","msgid":"<8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T06:00:56","name":"RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130371,"url":"https://patchwork.plctlab.org/api/1.2/patches/130371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/","msgid":"<860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T08:04:11","name":"[v2] RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130501,"url":"https://patchwork.plctlab.org/api/1.2/patches/130501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:42:25","name":"objdump, nm: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/mbox/"},{"id":130502,"url":"https://patchwork.plctlab.org/api/1.2/patches/130502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:01","name":"cris: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/mbox/"},{"id":130506,"url":"https://patchwork.plctlab.org/api/1.2/patches/130506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:42","name":"wrstabs: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/mbox/"},{"id":130509,"url":"https://patchwork.plctlab.org/api/1.2/patches/130509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:11","name":"dlltool: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/mbox/"},{"id":130504,"url":"https://patchwork.plctlab.org/api/1.2/patches/130504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:39","name":"resrc: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/mbox/"},{"id":130514,"url":"https://patchwork.plctlab.org/api/1.2/patches/130514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:11","name":"gprof: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/mbox/"},{"id":130507,"url":"https://patchwork.plctlab.org/api/1.2/patches/130507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:37","name":"ld: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/mbox/"},{"id":130510,"url":"https://patchwork.plctlab.org/api/1.2/patches/130510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:03","name":"xtensa: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/mbox/"},{"id":130512,"url":"https://patchwork.plctlab.org/api/1.2/patches/130512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:40","name":"arm: sanitizer stringop-overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/mbox/"},{"id":130515,"url":"https://patchwork.plctlab.org/api/1.2/patches/130515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:11","name":"cris: sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/mbox/"},{"id":130517,"url":"https://patchwork.plctlab.org/api/1.2/patches/130517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:37","name":"binutils sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/mbox/"},{"id":130521,"url":"https://patchwork.plctlab.org/api/1.2/patches/130521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:48:17","name":"readelf sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/mbox/"},{"id":130524,"url":"https://patchwork.plctlab.org/api/1.2/patches/130524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/","msgid":"<20230803115107.63736-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-08-03T11:51:07","name":"RISC-V: Use tp as gp when no TLS is used.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/mbox/"},{"id":130844,"url":"https://patchwork.plctlab.org/api/1.2/patches/130844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/","msgid":"<20230803203339.822435-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-03T20:33:39","name":"gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":131007,"url":"https://patchwork.plctlab.org/api/1.2/patches/131007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:03","name":"PR30697, ppc32 mix of local-dynamic and global-dynamic TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/mbox/"},{"id":131008,"url":"https://patchwork.plctlab.org/api/1.2/patches/131008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:32","name":"ppc: sanity check writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/mbox/"},{"id":131118,"url":"https://patchwork.plctlab.org/api/1.2/patches/131118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/","msgid":"<190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com>","list_archive_url":null,"date":"2023-08-04T11:48:40","name":"[v2] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/mbox/"},{"id":131128,"url":"https://patchwork.plctlab.org/api/1.2/patches/131128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-04T12:00:57","name":"RISC-V: move various alias entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/mbox/"},{"id":131235,"url":"https://patchwork.plctlab.org/api/1.2/patches/131235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/","msgid":"<0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com>","list_archive_url":null,"date":"2023-08-04T16:18:06","name":"as: Fix typo in manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/mbox/"},{"id":131556,"url":"https://patchwork.plctlab.org/api/1.2/patches/131556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-06T01:53:10","name":"RISC-V: Fix opcode entries of \"vmsge{,u}.vx\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131668,"url":"https://patchwork.plctlab.org/api/1.2/patches/131668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/","msgid":"<1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-07T05:13:08","name":"RISC-V: Support extension version number 0.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131694,"url":"https://patchwork.plctlab.org/api/1.2/patches/131694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/","msgid":"<296de87b-cb6d-004e-bedc-d509c6361080@suse.com>","list_archive_url":null,"date":"2023-08-07T07:00:08","name":"RISC-V: move comment describing rules for riscv_opcodes[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/mbox/"},{"id":131805,"url":"https://patchwork.plctlab.org/api/1.2/patches/131805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/","msgid":"<20230807111029.2320238-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:04","name":"[01/45] *: Regenerate autoconf and aclocal files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/mbox/"},{"id":131802,"url":"https://patchwork.plctlab.org/api/1.2/patches/131802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/","msgid":"<20230807111029.2320238-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:05","name":"[02/45] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/mbox/"},{"id":131808,"url":"https://patchwork.plctlab.org/api/1.2/patches/131808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/","msgid":"<20230807111029.2320238-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:06","name":"[03/45] c++: source position of lambda captures [PR84471]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/mbox/"},{"id":131823,"url":"https://patchwork.plctlab.org/api/1.2/patches/131823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/","msgid":"<20230807111029.2320238-5-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:07","name":"[04/45] Updated constants from ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/mbox/"},{"id":131803,"url":"https://patchwork.plctlab.org/api/1.2/patches/131803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/","msgid":"<20230807111029.2320238-6-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:08","name":"[05/45] LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/mbox/"},{"id":131813,"url":"https://patchwork.plctlab.org/api/1.2/patches/131813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/","msgid":"<20230807111029.2320238-7-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:09","name":"[06/45] Darwin : Update libtool and dependencies for Darwin20 [PR97865]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/mbox/"},{"id":131812,"url":"https://patchwork.plctlab.org/api/1.2/patches/131812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/","msgid":"<20230807111029.2320238-8-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:10","name":"[07/45] configure: Do not build the ununsed libffi shared library.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/mbox/"},{"id":131830,"url":"https://patchwork.plctlab.org/api/1.2/patches/131830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/","msgid":"<20230807111029.2320238-9-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:11","name":"[08/45] configure: When host-shared, pass --with-pic to in-tree lib configs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/mbox/"},{"id":131821,"url":"https://patchwork.plctlab.org/api/1.2/patches/131821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/","msgid":"<20230807111029.2320238-10-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:12","name":"[09/45] configure: Implement --enable-host-pie","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/mbox/"},{"id":131817,"url":"https://patchwork.plctlab.org/api/1.2/patches/131817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/","msgid":"<20230807111029.2320238-11-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:13","name":"[10/45] configure: Only create serdep.tmp if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/mbox/"},{"id":131826,"url":"https://patchwork.plctlab.org/api/1.2/patches/131826/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/","msgid":"<20230807111029.2320238-12-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:14","name":"[11/45] configure, Darwin: Ensure overrides to host-pie are passed to gcc configure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/mbox/"},{"id":131838,"url":"https://patchwork.plctlab.org/api/1.2/patches/131838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/","msgid":"<20230807111029.2320238-13-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:15","name":"[12/45] Remove support for Intel MIC offloading","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/mbox/"},{"id":131869,"url":"https://patchwork.plctlab.org/api/1.2/patches/131869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/","msgid":"<20230807111029.2320238-14-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:16","name":"[13/45] configure: use OBJDUMP determined by libtool [PR95648]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/mbox/"},{"id":131860,"url":"https://patchwork.plctlab.org/api/1.2/patches/131860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/","msgid":"<20230807111029.2320238-15-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:17","name":"[14/45] configure: Account CXXFLAGS in gcc-plugin.m4.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/mbox/"},{"id":131840,"url":"https://patchwork.plctlab.org/api/1.2/patches/131840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/","msgid":"<20230807111029.2320238-16-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:18","name":"[15/45] Add TFLAGS to gcc'\''s GCC_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/mbox/"},{"id":131850,"url":"https://patchwork.plctlab.org/api/1.2/patches/131850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/","msgid":"<20230807111029.2320238-17-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:19","name":"[16/45] Merge modula-2 front end onto gcc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/mbox/"},{"id":131870,"url":"https://patchwork.plctlab.org/api/1.2/patches/131870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/","msgid":"<20230807111029.2320238-18-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:20","name":"[17/45] sync toplevel with GCC: drop 32b PA-RISC on HPUX in GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/mbox/"},{"id":131847,"url":"https://patchwork.plctlab.org/api/1.2/patches/131847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/","msgid":"<20230807111029.2320238-19-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:21","name":"[18/45] Fix PR bootstrap/102389: --with-build-config=bootstrap-lto is broken","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/mbox/"},{"id":131828,"url":"https://patchwork.plctlab.org/api/1.2/patches/131828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/","msgid":"<20230807111029.2320238-20-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:22","name":"[19/45] gcc: Add '\''mcf'\'' thread model support from mcfgthread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/mbox/"},{"id":131829,"url":"https://patchwork.plctlab.org/api/1.2/patches/131829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/","msgid":"<20230807111029.2320238-21-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:23","name":"[20/45] Darwin, config: Revise host config fragment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/mbox/"},{"id":131843,"url":"https://patchwork.plctlab.org/api/1.2/patches/131843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/","msgid":"<20230807111029.2320238-22-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:24","name":"[21/45] configure: Allow host fragments to react to --enable-host-shared.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/mbox/"},{"id":131873,"url":"https://patchwork.plctlab.org/api/1.2/patches/131873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/","msgid":"<20230807111029.2320238-23-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:25","name":"[22/45] mh-mingw: Set __USE_MINGW_ACCESS in missed C++ flags variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/mbox/"},{"id":131839,"url":"https://patchwork.plctlab.org/api/1.2/patches/131839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/","msgid":"<20230807111029.2320238-24-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:26","name":"[23/45] mh-mingw: drop unused BOOT_CXXFLAGS variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/mbox/"},{"id":131842,"url":"https://patchwork.plctlab.org/api/1.2/patches/131842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/","msgid":"<20230807111029.2320238-25-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:27","name":"[24/45] config-ml.in: Suppress output from multi-do recipes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/mbox/"},{"id":131939,"url":"https://patchwork.plctlab.org/api/1.2/patches/131939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/","msgid":"<20230807111029.2320238-26-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:28","name":"[25/45] Add D front-end, libphobos library, and D2 testsuite.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/mbox/"},{"id":131851,"url":"https://patchwork.plctlab.org/api/1.2/patches/131851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/","msgid":"<20230807111029.2320238-27-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:29","name":"[26/45] MSP430: Add -fno-exceptions multilib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/mbox/"},{"id":131879,"url":"https://patchwork.plctlab.org/api/1.2/patches/131879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/","msgid":"<20230807111029.2320238-28-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:30","name":"[27/45] gcc: xtensa: add XCHAL_HAVE_{CLAMPS, DEPBITS, EXCLUSIVE, XEA3} to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/mbox/"},{"id":131857,"url":"https://patchwork.plctlab.org/api/1.2/patches/131857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/","msgid":"<20230807111029.2320238-29-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:31","name":"[28/45] gcc: xtensa: add data alignment properties to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/mbox/"},{"id":131883,"url":"https://patchwork.plctlab.org/api/1.2/patches/131883/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/","msgid":"<20230807111029.2320238-30-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:32","name":"[29/45] toplevel: reconcile few divergences with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/mbox/"},{"id":131844,"url":"https://patchwork.plctlab.org/api/1.2/patches/131844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/","msgid":"<20230807111029.2320238-31-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:33","name":"[30/45] Generic configury support for shared libs on VxWorks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/mbox/"},{"id":131861,"url":"https://patchwork.plctlab.org/api/1.2/patches/131861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/","msgid":"<20230807111029.2320238-32-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:34","name":"[31/45] Fix hppa64-hpux11 build to remove source paths from embedded path.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/mbox/"},{"id":131884,"url":"https://patchwork.plctlab.org/api/1.2/patches/131884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/","msgid":"<20230807111029.2320238-33-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:35","name":"[32/45] libtool.m4: Sort output of '\''find'\'' to enable deterministic builds.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/mbox/"},{"id":131846,"url":"https://patchwork.plctlab.org/api/1.2/patches/131846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/","msgid":"<20230807111029.2320238-34-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:36","name":"[33/45,ARM/FDPIC,v6,02/24,ARM] FDPIC: Handle arm*-*-uclinuxfdpiceabi in configure scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/mbox/"},{"id":131845,"url":"https://patchwork.plctlab.org/api/1.2/patches/131845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/","msgid":"<20230807111029.2320238-35-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:37","name":"[34/45] Do not use HAVE_DOS_BASED_FILE_SYSTEM for Cygwin.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/mbox/"},{"id":131864,"url":"https://patchwork.plctlab.org/api/1.2/patches/131864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/","msgid":"<20230807111029.2320238-36-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:38","name":"[35/45] Makefile.def: drop remnants of unused libelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/mbox/"},{"id":131891,"url":"https://patchwork.plctlab.org/api/1.2/patches/131891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/","msgid":"<20230807111029.2320238-37-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:39","name":"[36/45] d: Import dmd b8384668f, druntime e6caaab9, phobos 5ab9ad256 (v2.098.0-beta.1)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/mbox/"},{"id":131876,"url":"https://patchwork.plctlab.org/api/1.2/patches/131876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/","msgid":"<20230807111029.2320238-38-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:40","name":"[37/45] Collect both user and kernel events for autofdo tests and autoprofiledbootstrap","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/mbox/"},{"id":131887,"url":"https://patchwork.plctlab.org/api/1.2/patches/131887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/","msgid":"<20230807111029.2320238-39-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:41","name":"[38/45] Fix collection and processing of autoprofile data for target libs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/mbox/"},{"id":131881,"url":"https://patchwork.plctlab.org/api/1.2/patches/131881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/","msgid":"<20230807111029.2320238-40-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:42","name":"[39/45] Fix autoprofiledbootstrap build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/mbox/"},{"id":131867,"url":"https://patchwork.plctlab.org/api/1.2/patches/131867/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/","msgid":"<20230807111029.2320238-41-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:43","name":"[40/45] Disable warnings as errors for STAGEautofeedback.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/mbox/"},{"id":131848,"url":"https://patchwork.plctlab.org/api/1.2/patches/131848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/","msgid":"<20230807111029.2320238-42-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:44","name":"[41/45] Revert \"Fix PR 67102: Add libstdc++ dependancy to libffi\" [PR67102]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/mbox/"},{"id":131892,"url":"https://patchwork.plctlab.org/api/1.2/patches/131892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/","msgid":"<20230807111029.2320238-43-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:45","name":"[42/45] PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/mbox/"},{"id":131885,"url":"https://patchwork.plctlab.org/api/1.2/patches/131885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/","msgid":"<20230807111029.2320238-44-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:46","name":"[43/45] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/mbox/"},{"id":131871,"url":"https://patchwork.plctlab.org/api/1.2/patches/131871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/","msgid":"<20230807111029.2320238-45-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:47","name":"[44/45] Use substituted GDCFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/mbox/"},{"id":131894,"url":"https://patchwork.plctlab.org/api/1.2/patches/131894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/","msgid":"<20230807111029.2320238-46-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:48","name":"[45/45] toplevel: Substitute GDCFLAGS instead of using CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/mbox/"},{"id":132289,"url":"https://patchwork.plctlab.org/api/1.2/patches/132289/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/","msgid":"<20230807172603.33596-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-07T17:26:03","name":"ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/mbox/"},{"id":132464,"url":"https://patchwork.plctlab.org/api/1.2/patches/132464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/","msgid":"<77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T00:24:04","name":"[v3,1/1] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132471,"url":"https://patchwork.plctlab.org/api/1.2/patches/132471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/","msgid":"<20230808012403.1650515-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:23:59","name":"[1/2] ld: Fix relocatable.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/mbox/"},{"id":132472,"url":"https://patchwork.plctlab.org/api/1.2/patches/132472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/","msgid":"<20230808012403.1650515-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:24:00","name":"[2/2] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/mbox/"},{"id":132498,"url":"https://patchwork.plctlab.org/api/1.2/patches/132498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"<3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T03:17:45","name":"[RFC,1/2] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132499,"url":"https://patchwork.plctlab.org/api/1.2/patches/132499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T03:17:46","name":"[RFC,2/2] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132505,"url":"https://patchwork.plctlab.org/api/1.2/patches/132505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:16:42","name":"RISC-V: Prohibit combination of '\''E'\'' and '\''H'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132506,"url":"https://patchwork.plctlab.org/api/1.2/patches/132506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:36:27","name":"RISC-V: Update ratified '\''Ztso'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132519,"url":"https://patchwork.plctlab.org/api/1.2/patches/132519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:17","name":"[1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/mbox/"},{"id":132520,"url":"https://patchwork.plctlab.org/api/1.2/patches/132520/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:18","name":"[2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/mbox/"},{"id":132524,"url":"https://patchwork.plctlab.org/api/1.2/patches/132524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/","msgid":"<780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com>","list_archive_url":null,"date":"2023-08-08T13:09:21","name":"[GAS] aarch64: Enable Cortex-A520 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/mbox/"},{"id":132526,"url":"https://patchwork.plctlab.org/api/1.2/patches/132526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-08-08T14:18:39","name":"Add basic support for RISC-V 64-bit EFI objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/mbox/"},{"id":132966,"url":"https://patchwork.plctlab.org/api/1.2/patches/132966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:13","name":"PR30724, cygwin ld performance regression since 014a602b86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/mbox/"},{"id":132968,"url":"https://patchwork.plctlab.org/api/1.2/patches/132968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:56","name":"Add ld makefile dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/mbox/"},{"id":132969,"url":"https://patchwork.plctlab.org/api/1.2/patches/132969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:25:01","name":"Rename bfd_bread and bfd_bwrite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/mbox/"},{"id":133014,"url":"https://patchwork.plctlab.org/api/1.2/patches/133014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:38","name":"[v1,1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/mbox/"},{"id":133015,"url":"https://patchwork.plctlab.org/api/1.2/patches/133015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:39","name":"[v1,2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/mbox/"},{"id":133140,"url":"https://patchwork.plctlab.org/api/1.2/patches/133140/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/","msgid":"<20230809093028.562674-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T09:30:28","name":"readelf -d RELASZ excludes .rela.plt size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/mbox/"},{"id":133301,"url":"https://patchwork.plctlab.org/api/1.2/patches/133301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/","msgid":"<4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com>","list_archive_url":null,"date":"2023-08-09T15:25:02","name":"gas: purge md_elf_section_word()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/mbox/"},{"id":133380,"url":"https://patchwork.plctlab.org/api/1.2/patches/133380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/","msgid":"<20230809175337.1108580-1-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-09T17:53:38","name":"Re-map value of NT_RISCV_CSR to not collide with the value of NT_RISCV_VECTOR in Linux kernel header file '\''include/uapi/linux/elf.h'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/mbox/"},{"id":133439,"url":"https://patchwork.plctlab.org/api/1.2/patches/133439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/","msgid":"<20230809191612.12464-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-09T19:16:12","name":"bpf: use w regs in 32-bit non-fetch atomic pseudo-c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/mbox/"},{"id":133660,"url":"https://patchwork.plctlab.org/api/1.2/patches/133660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/","msgid":"<20230810022140.3030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-10T02:21:40","name":"Make sure DW_CFA_advance_loc4 is in the same frag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/mbox/"},{"id":133676,"url":"https://patchwork.plctlab.org/api/1.2/patches/133676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:33:46","name":"warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/mbox/"},{"id":133678,"url":"https://patchwork.plctlab.org/api/1.2/patches/133678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:36:41","name":"gdb: warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/mbox/"},{"id":133701,"url":"https://patchwork.plctlab.org/api/1.2/patches/133701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T06:13:24","name":"sim --enable-cgen-maint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/mbox/"},{"id":134150,"url":"https://patchwork.plctlab.org/api/1.2/patches/134150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184828.3014191-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:28","name":"[1/2] gprofng: fix typos in get_realpath() and check_executable()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134152,"url":"https://patchwork.plctlab.org/api/1.2/patches/134152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184849.3014338-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:48","name":"[2/2] gprofng: pass gprofng location to gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134237,"url":"https://patchwork.plctlab.org/api/1.2/patches/134237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-2-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:21","name":"[v2,1/2] Reset note name of NT_RISCV_CSR to \"GDB\" to be consistent with the intent described in commit db6092f3aec43ea4d10efc5ff74274f04cdc0ad6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/mbox/"},{"id":134236,"url":"https://patchwork.plctlab.org/api/1.2/patches/134236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-3-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:22","name":"[v2,2/2] Propagate NT_RISCV_VECTOR from Linux kernel headers to binutils. The value is identical to pre-existing NT_RISCV_CSR but the note names different (NT_RISCV_CSR is \"GDB\" and NT_RISCV_VECTOR is \"CORE\")","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/mbox/"},{"id":134285,"url":"https://patchwork.plctlab.org/api/1.2/patches/134285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:12","name":"[REVIEW,ONLY,1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134286,"url":"https://patchwork.plctlab.org/api/1.2/patches/134286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:13","name":"[REVIEW,ONLY,2/2] UNRATIFIED RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134307,"url":"https://patchwork.plctlab.org/api/1.2/patches/134307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-11T04:17:33","name":"[v4] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134354,"url":"https://patchwork.plctlab.org/api/1.2/patches/134354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/","msgid":"<3d540eef-9167-1559-9414-111e6c23498d@suse.com>","list_archive_url":null,"date":"2023-08-11T08:07:50","name":"gas: make S_IS_LOCAL() and S_IS_EXTERNAL() exclusive of one another","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/mbox/"},{"id":134356,"url":"https://patchwork.plctlab.org/api/1.2/patches/134356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/","msgid":"<20230811081040.20681-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-11T08:10:40","name":"LoongArch: Enable gas sort relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/mbox/"},{"id":134490,"url":"https://patchwork.plctlab.org/api/1.2/patches/134490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/","msgid":"<57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com>","list_archive_url":null,"date":"2023-08-11T13:16:21","name":"PPC: remove indirection from struct pd_reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/mbox/"},{"id":134491,"url":"https://patchwork.plctlab.org/api/1.2/patches/134491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/","msgid":"<5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com>","list_archive_url":null,"date":"2023-08-11T13:18:30","name":"RISC-V: remove indirection from register tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/mbox/"},{"id":134557,"url":"https://patchwork.plctlab.org/api/1.2/patches/134557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/","msgid":"<1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com>","list_archive_url":null,"date":"2023-08-11T15:10:56","name":"[Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/mbox/"},{"id":134791,"url":"https://patchwork.plctlab.org/api/1.2/patches/134791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/","msgid":"<59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T01:51:02","name":"RISC-V: Add \"OP_P\" to .insn named opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134863,"url":"https://patchwork.plctlab.org/api/1.2/patches/134863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-12T10:31:37","name":"PR30715, VAX: md_create_long_jump","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/mbox/"},{"id":134906,"url":"https://patchwork.plctlab.org/api/1.2/patches/134906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/","msgid":"<846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T16:28:45","name":"RISC-V: Make \"fli.h\" available to '\''Zvfh'\'' + '\''Zfa'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/mbox/"},{"id":135114,"url":"https://patchwork.plctlab.org/api/1.2/patches/135114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/","msgid":"<20230814033336.441534-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-14T03:33:29","name":"ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/mbox/"},{"id":135158,"url":"https://patchwork.plctlab.org/api/1.2/patches/135158/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/","msgid":"<20230814064535.3228154-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-14T06:45:35","name":"[v2] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/mbox/"},{"id":135190,"url":"https://patchwork.plctlab.org/api/1.2/patches/135190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-14T08:05:11","name":"Remove fall-back prune_warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/mbox/"},{"id":135358,"url":"https://patchwork.plctlab.org/api/1.2/patches/135358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T11:56:53","name":"x86: remove indirection from bx[] and di_si[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/mbox/"},{"id":135438,"url":"https://patchwork.plctlab.org/api/1.2/patches/135438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/","msgid":"<61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com>","list_archive_url":null,"date":"2023-08-14T13:48:21","name":"[1/2] gas/ELF: allow \"inheriting\" section attributes and type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/mbox/"},{"id":135439,"url":"https://patchwork.plctlab.org/api/1.2/patches/135439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:48:56","name":"[2/2] gas/ELF: widen use of $dump_opts in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/mbox/"},{"id":135442,"url":"https://patchwork.plctlab.org/api/1.2/patches/135442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:51:43","name":"bfd: correct relocation handling for objcopy COFF -> ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/mbox/"},{"id":135648,"url":"https://patchwork.plctlab.org/api/1.2/patches/135648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/","msgid":"<20230815104821.41855-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T10:48:21","name":"MIPS: recoginze mipsisa64 as 64bit CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/mbox/"},{"id":135649,"url":"https://patchwork.plctlab.org/api/1.2/patches/135649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/","msgid":"<20230815111351.140551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T11:13:51","name":"MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/mbox/"},{"id":135676,"url":"https://patchwork.plctlab.org/api/1.2/patches/135676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-15T15:58:17","name":"[v2,Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/mbox/"},{"id":135696,"url":"https://patchwork.plctlab.org/api/1.2/patches/135696/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/","msgid":"<20230815194941.540603-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-15T19:49:41","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135713,"url":"https://patchwork.plctlab.org/api/1.2/patches/135713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/","msgid":"<20230816025135.613166-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-16T02:51:35","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135719,"url":"https://patchwork.plctlab.org/api/1.2/patches/135719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/","msgid":"<20230816044259.2675531-2-amerey@redhat.com>","list_archive_url":null,"date":"2023-08-16T04:42:52","name":"[1/7] config/debuginfod.m4: Add check for libdebuginfod 0.188","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/mbox/"},{"id":135787,"url":"https://patchwork.plctlab.org/api/1.2/patches/135787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-16T15:55:29","name":"[1/1,v2] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/mbox/"},{"id":135843,"url":"https://patchwork.plctlab.org/api/1.2/patches/135843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/","msgid":"<20230817034046.438336-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:40:46","name":"MIPS: fix readelf -S bintest test for N64 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/mbox/"},{"id":135844,"url":"https://patchwork.plctlab.org/api/1.2/patches/135844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/","msgid":"<20230817035805.551641-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:58:05","name":"MIPS: Fix binutils-all tests for r6 default triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/mbox/"},{"id":135845,"url":"https://patchwork.plctlab.org/api/1.2/patches/135845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/","msgid":"<20230817042005.2985898-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:19:44","name":"ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/mbox/"},{"id":135846,"url":"https://patchwork.plctlab.org/api/1.2/patches/135846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/","msgid":"<20230817042241.2987128-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:21:51","name":"ld: testsuite: adjust property-{3, 4{, a}, 5} test cases for glibc baseline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/mbox/"},{"id":135860,"url":"https://patchwork.plctlab.org/api/1.2/patches/135860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/","msgid":"<20230817080600.13169-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:00","name":"[COMMITTED] bpf: gas: consolidate handling of immediate overflows","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/mbox/"},{"id":135862,"url":"https://patchwork.plctlab.org/api/1.2/patches/135862/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/","msgid":"<20230817080641.13240-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:41","name":"[COMMITTED] gas: tc-sparc.c: undo spurious change in 5be1b787276d2adbe85ae7febc709ca517b62f08","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/mbox/"},{"id":135880,"url":"https://patchwork.plctlab.org/api/1.2/patches/135880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-17T12:25:36","name":"generated bfd files, and kvx regen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/mbox/"},{"id":135929,"url":"https://patchwork.plctlab.org/api/1.2/patches/135929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/","msgid":"<20230817180508.120318-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:05:04","name":"RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/mbox/"},{"id":135930,"url":"https://patchwork.plctlab.org/api/1.2/patches/135930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:34","name":"[1/4] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/mbox/"},{"id":135931,"url":"https://patchwork.plctlab.org/api/1.2/patches/135931/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:35","name":"[2/4] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/mbox/"},{"id":135932,"url":"https://patchwork.plctlab.org/api/1.2/patches/135932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:36","name":"[3/4] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/mbox/"},{"id":135933,"url":"https://patchwork.plctlab.org/api/1.2/patches/135933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:37","name":"[4/4] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/mbox/"},{"id":135980,"url":"https://patchwork.plctlab.org/api/1.2/patches/135980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/","msgid":"<20230818040710.62018-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-08-18T04:07:10","name":"[Committed] RISC-V: Report \"c or zca\" for INSN_CLASS_C when error reporting.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/mbox/"},{"id":135994,"url":"https://patchwork.plctlab.org/api/1.2/patches/135994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/","msgid":"<20230818090220.965655-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-18T09:02:20","name":"LoongArch: gas: Fix make check-gas crash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/mbox/"},{"id":136001,"url":"https://patchwork.plctlab.org/api/1.2/patches/136001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/","msgid":"<20230818095053.2340246-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-08-18T09:50:53","name":"MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/mbox/"},{"id":136082,"url":"https://patchwork.plctlab.org/api/1.2/patches/136082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/","msgid":"<20230819074518.2253226-1-shorne@gmail.com>","list_archive_url":null,"date":"2023-08-19T07:45:18","name":"sim: or1k: Eliminate dangerous RWX load segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/mbox/"},{"id":136262,"url":"https://patchwork.plctlab.org/api/1.2/patches/136262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:35","name":"[v2,1/4] MIPS: Use 64-bit ABIs by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/mbox/"},{"id":136263,"url":"https://patchwork.plctlab.org/api/1.2/patches/136263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:36","name":"[v2,2/4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/mbox/"},{"id":136264,"url":"https://patchwork.plctlab.org/api/1.2/patches/136264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:37","name":"[v2,3/4] Gold/MIPS: Drop mips*le triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/mbox/"},{"id":136265,"url":"https://patchwork.plctlab.org/api/1.2/patches/136265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:38","name":"[v2,4/4] Gold/MIPS: Add MIPS64 support for --eanble-targets option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/mbox/"},{"id":136284,"url":"https://patchwork.plctlab.org/api/1.2/patches/136284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:56","name":"[v3,1/2] Gold/MIPS: Improve MIPS support in configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/mbox/"},{"id":136285,"url":"https://patchwork.plctlab.org/api/1.2/patches/136285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:57","name":"[v3,2/2] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/mbox/"},{"id":136342,"url":"https://patchwork.plctlab.org/api/1.2/patches/136342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:05","name":"[1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136341,"url":"https://patchwork.plctlab.org/api/1.2/patches/136341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:06","name":"[2/2] RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136368,"url":"https://patchwork.plctlab.org/api/1.2/patches/136368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-21T10:42:55","name":"bfd_close_all_done bug and bfd_last_cache","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/mbox/"},{"id":136413,"url":"https://patchwork.plctlab.org/api/1.2/patches/136413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/","msgid":"<20230821170018.5704-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-21T17:00:18","name":"bpf: correct neg and neg32 instruction encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/mbox/"},{"id":136429,"url":"https://patchwork.plctlab.org/api/1.2/patches/136429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:03:13","name":"kvx-linux config","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/mbox/"},{"id":136430,"url":"https://patchwork.plctlab.org/api/1.2/patches/136430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:05:31","name":"kvx_dis_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/mbox/"},{"id":136443,"url":"https://patchwork.plctlab.org/api/1.2/patches/136443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T02:23:20","name":"objdump: file name table entry count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/mbox/"},{"id":136562,"url":"https://patchwork.plctlab.org/api/1.2/patches/136562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/","msgid":"<20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2023-08-22T16:01:42","name":"kvx: fix 32-bit build and validation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":136611,"url":"https://patchwork.plctlab.org/api/1.2/patches/136611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/","msgid":"<87wmxmu118.fsf@tromey.com>","list_archive_url":null,"date":"2023-08-22T23:09:55","name":"[gmane.comp.gdb.patches] Simplify definition of GUILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/mbox/"},{"id":136616,"url":"https://patchwork.plctlab.org/api/1.2/patches/136616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:37:20","name":"bfd_get_symbol_leading_char vs. \"\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/mbox/"},{"id":136617,"url":"https://patchwork.plctlab.org/api/1.2/patches/136617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:40:12","name":"bfd kvx formatting fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/mbox/"},{"id":136618,"url":"https://patchwork.plctlab.org/api/1.2/patches/136618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:42:03","name":"kvx bfd signed calculations and _bfd_kvx_elf_resolve_relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/mbox/"},{"id":136619,"url":"https://patchwork.plctlab.org/api/1.2/patches/136619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:43:08","name":"kvx: asan: out-of-bounds read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/mbox/"},{"id":136620,"url":"https://patchwork.plctlab.org/api/1.2/patches/136620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:44:37","name":"kvx: ubsan: integer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/mbox/"},{"id":136621,"url":"https://patchwork.plctlab.org/api/1.2/patches/136621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:46:04","name":"kvx: O_pseudo_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/mbox/"},{"id":136629,"url":"https://patchwork.plctlab.org/api/1.2/patches/136629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/","msgid":"<20230823033433.4008137-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-23T03:34:33","name":"[RFC,v3] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/mbox/"},{"id":136684,"url":"https://patchwork.plctlab.org/api/1.2/patches/136684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:20","name":"[1/4] kvx: remove kvx_elf64_linux_vec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/mbox/"},{"id":136685,"url":"https://patchwork.plctlab.org/api/1.2/patches/136685/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:21","name":"[2/4] kvx: fix handling of STB_GNU_UNIQUE symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/mbox/"},{"id":136681,"url":"https://patchwork.plctlab.org/api/1.2/patches/136681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:22","name":"[3/4] kvx: use {u,}int32_t and {u,}int64_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/mbox/"},{"id":136682,"url":"https://patchwork.plctlab.org/api/1.2/patches/136682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:23","name":"[4/4] kvx: bfd/config.bfd & ld/configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/mbox/"},{"id":136693,"url":"https://patchwork.plctlab.org/api/1.2/patches/136693/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/","msgid":"<20230823154733.276739-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-23T15:47:33","name":"x86: Fix DT_JMPREL/DT_PLTRELSZ when relocs share a section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/mbox/"},{"id":136758,"url":"https://patchwork.plctlab.org/api/1.2/patches/136758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:22:56","name":"nds32, sh, kvx: DT_JMPREL/DT_PLTRELSZ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/mbox/"},{"id":136759,"url":"https://patchwork.plctlab.org/api/1.2/patches/136759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:23:37","name":"kvx: workaround gcc-4.5 bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/mbox/"},{"id":136810,"url":"https://patchwork.plctlab.org/api/1.2/patches/136810/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230824113249.1197514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-24T11:32:49","name":"libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136889,"url":"https://patchwork.plctlab.org/api/1.2/patches/136889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T02:03:35","name":"PR30794, PowerPC gold: internal error in add_output_section_to_load","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/mbox/"},{"id":136893,"url":"https://patchwork.plctlab.org/api/1.2/patches/136893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T03:23:29","name":"Should we require GNU make in binutils?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/mbox/"},{"id":136904,"url":"https://patchwork.plctlab.org/api/1.2/patches/136904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T06:33:32","name":"som: buffer overflow writing strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/mbox/"},{"id":136915,"url":"https://patchwork.plctlab.org/api/1.2/patches/136915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/","msgid":"<7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com>","list_archive_url":null,"date":"2023-08-25T12:44:47","name":"[1/5] x86: correct source used for two non-AVX512 VEXWIG tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/mbox/"},{"id":136917,"url":"https://patchwork.plctlab.org/api/1.2/patches/136917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/","msgid":"<4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com>","list_archive_url":null,"date":"2023-08-25T12:45:28","name":"[2/5] x86: rename CpuPCLMUL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/mbox/"},{"id":136919,"url":"https://patchwork.plctlab.org/api/1.2/patches/136919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-25T12:46:44","name":"[3/5] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/mbox/"},{"id":136918,"url":"https://patchwork.plctlab.org/api/1.2/patches/136918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/","msgid":"<999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:04","name":"[4/5] x86: unindent most of set_cpu_arch()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/mbox/"},{"id":136920,"url":"https://patchwork.plctlab.org/api/1.2/patches/136920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/","msgid":"<990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:45","name":"[5/5] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/mbox/"},{"id":136921,"url":"https://patchwork.plctlab.org/api/1.2/patches/136921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/","msgid":"<8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com>","list_archive_url":null,"date":"2023-08-25T12:49:39","name":"x86: drop Size64 from VMOVQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/mbox/"},{"id":136922,"url":"https://patchwork.plctlab.org/api/1.2/patches/136922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/","msgid":"<20230825150703.3414527-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-25T15:07:03","name":"gprofng: Set LD_LIBRARY_PATH, GPROFNG_SYSCONFDIR for all tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":136929,"url":"https://patchwork.plctlab.org/api/1.2/patches/136929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/","msgid":"<20230825165333.34510-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-25T16:53:34","name":"[v2] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136949,"url":"https://patchwork.plctlab.org/api/1.2/patches/136949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T23:50:16","name":"ld .deps/*.Pc files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/mbox/"},{"id":136950,"url":"https://patchwork.plctlab.org/api/1.2/patches/136950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:26:30","name":"ld STRINGIFY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/mbox/"},{"id":136951,"url":"https://patchwork.plctlab.org/api/1.2/patches/136951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:52:00","name":"opcodes i386 and ia64 gen file warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/mbox/"},{"id":136967,"url":"https://patchwork.plctlab.org/api/1.2/patches/136967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:42:34","name":"sanity check n_numaux","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/mbox/"},{"id":136968,"url":"https://patchwork.plctlab.org/api/1.2/patches/136968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:43:42","name":"Confusion in coff_object_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/mbox/"},{"id":136969,"url":"https://patchwork.plctlab.org/api/1.2/patches/136969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:48:58","name":"comdat_hash memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/mbox/"},{"id":136983,"url":"https://patchwork.plctlab.org/api/1.2/patches/136983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T12:02:57","name":"PE dos_message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/mbox/"},{"id":136997,"url":"https://patchwork.plctlab.org/api/1.2/patches/136997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:35","name":"[committed,1/6] Gold: Add targ_extra_little_endian to configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/mbox/"},{"id":137000,"url":"https://patchwork.plctlab.org/api/1.2/patches/137000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:36","name":"[committed,2/6] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/mbox/"},{"id":137001,"url":"https://patchwork.plctlab.org/api/1.2/patches/137001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:37","name":"[committed,3/6] Gold/MIPS: Drop mips*le/mips*el* triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/mbox/"},{"id":137002,"url":"https://patchwork.plctlab.org/api/1.2/patches/137002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:38","name":"[committed,4/6] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/mbox/"},{"id":136998,"url":"https://patchwork.plctlab.org/api/1.2/patches/136998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:39","name":"[committed,5/6] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/mbox/"},{"id":136999,"url":"https://patchwork.plctlab.org/api/1.2/patches/136999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:40","name":"[committed,6/6] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/mbox/"},{"id":137004,"url":"https://patchwork.plctlab.org/api/1.2/patches/137004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/","msgid":"<20230828043243.2243555-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T04:32:43","name":"GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/mbox/"},{"id":137036,"url":"https://patchwork.plctlab.org/api/1.2/patches/137036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-28T13:43:06","name":"COFF swap_aux_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/mbox/"},{"id":137104,"url":"https://patchwork.plctlab.org/api/1.2/patches/137104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/","msgid":"<20230829054210.80928-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-08-29T05:42:11","name":"download_prerequisites: New script port from GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137112,"url":"https://patchwork.plctlab.org/api/1.2/patches/137112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/","msgid":"<87zg2a41vu.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T09:46:29","name":"RFC: Supporting SOURCE_DATE_EPOCH in ar","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/mbox/"},{"id":137119,"url":"https://patchwork.plctlab.org/api/1.2/patches/137119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/","msgid":"<87wmxd50xj.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T15:21:44","name":"RFC: Top level configure: Require a minimum version 6.8 texinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/mbox/"},{"id":137130,"url":"https://patchwork.plctlab.org/api/1.2/patches/137130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/","msgid":"<0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-30T01:38:34","name":"[1/1] RISC-V: Make XVentanaCondOps RV64 only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137131,"url":"https://patchwork.plctlab.org/api/1.2/patches/137131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:54:34","name":"binutils/dwarf.c abbrev list leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/mbox/"},{"id":137135,"url":"https://patchwork.plctlab.org/api/1.2/patches/137135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:55:01","name":"objdump: Free sorted_syms on error path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/mbox/"},{"id":137174,"url":"https://patchwork.plctlab.org/api/1.2/patches/137174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/","msgid":"<20230830155508.549330-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T15:55:08","name":"elf: Check DT_SYMTAB only on non-IR object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/mbox/"},{"id":137176,"url":"https://patchwork.plctlab.org/api/1.2/patches/137176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/","msgid":"<20230830162836.2257576-2-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:32","name":"[RFC,1/2] Revert \"Simplify @node use in BFD documentation\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/mbox/"},{"id":137175,"url":"https://patchwork.plctlab.org/api/1.2/patches/137175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/","msgid":"<20230830162836.2257576-3-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:33","name":"[RFC,2/2] Remove libbfd.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/mbox/"},{"id":137177,"url":"https://patchwork.plctlab.org/api/1.2/patches/137177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/","msgid":"<20230830173149.757103-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T17:31:49","name":"elf: Don'\''t merge sections with different SHF_LINK_ORDER","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/mbox/"},{"id":137219,"url":"https://patchwork.plctlab.org/api/1.2/patches/137219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:34:52","name":"DEFAULT_BUFFERSIZE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/mbox/"},{"id":137220,"url":"https://patchwork.plctlab.org/api/1.2/patches/137220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:35:37","name":"libbfd.texi zero size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/mbox/"},{"id":137222,"url":"https://patchwork.plctlab.org/api/1.2/patches/137222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T03:21:54","name":"[v2,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137223,"url":"https://patchwork.plctlab.org/api/1.2/patches/137223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:55","name":"[v2,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137224,"url":"https://patchwork.plctlab.org/api/1.2/patches/137224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:56","name":"[v2,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137227,"url":"https://patchwork.plctlab.org/api/1.2/patches/137227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/","msgid":"<20230831051920.788490-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-08-31T05:19:20","name":"[committed] arc: Update elfarcv2 script template","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/mbox/"},{"id":137284,"url":"https://patchwork.plctlab.org/api/1.2/patches/137284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:07:14","name":"gas OBJ_PROCESS_STAB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/mbox/"},{"id":137285,"url":"https://patchwork.plctlab.org/api/1.2/patches/137285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:12:36","name":"gas init_stab_section and get_stab_string_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/mbox/"},{"id":137286,"url":"https://patchwork.plctlab.org/api/1.2/patches/137286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:13:07","name":"vms-alpha: Free memory on failure path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/mbox/"},{"id":29,"url":"https://patchwork.plctlab.org/api/1.2/bundles/29/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":137312,"url":"https://patchwork.plctlab.org/api/1.2/patches/137312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T15:44:45","name":"elf: Adjust PR ld/30791 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/mbox/"},{"id":137316,"url":"https://patchwork.plctlab.org/api/1.2/patches/137316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/","msgid":"<20230831160909.22898-1-nicolas.boulenguez@free.fr>","list_archive_url":null,"date":"2023-08-31T16:09:09","name":"[2/2] Apply CPPFLAGS_FOR_BUILD to bfd/chew, syslex_wrap and sysinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/mbox/"},{"id":137321,"url":"https://patchwork.plctlab.org/api/1.2/patches/137321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:31","name":"[v2,1/5] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/mbox/"},{"id":137322,"url":"https://patchwork.plctlab.org/api/1.2/patches/137322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:32","name":"[v2,2/5] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/mbox/"},{"id":137323,"url":"https://patchwork.plctlab.org/api/1.2/patches/137323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:33","name":"[v2,3/5] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/mbox/"},{"id":137324,"url":"https://patchwork.plctlab.org/api/1.2/patches/137324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:34","name":"[v2,4/5] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/mbox/"},{"id":137326,"url":"https://patchwork.plctlab.org/api/1.2/patches/137326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:35","name":"[v2,5/5] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/mbox/"},{"id":137363,"url":"https://patchwork.plctlab.org/api/1.2/patches/137363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:00","name":"[1/2] Use 32/64_PCREL to replace a pair of ADD32/64 and SUB32/64.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/mbox/"},{"id":137364,"url":"https://patchwork.plctlab.org/api/1.2/patches/137364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:01","name":"[2/2] Add testcase for generation of 32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/mbox/"},{"id":137367,"url":"https://patchwork.plctlab.org/api/1.2/patches/137367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-1-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:25","name":"[1/2] Fix variable naming: ELF_CLFAGS -> ELF_CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/mbox/"},{"id":137368,"url":"https://patchwork.plctlab.org/api/1.2/patches/137368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:26","name":"[2/2] regen ld/Makefile.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137390,"url":"https://patchwork.plctlab.org/api/1.2/patches/137390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-01T12:30:09","name":"x86: restrict prefix use with .insn VEX/XOP/EVEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/mbox/"},{"id":137391,"url":"https://patchwork.plctlab.org/api/1.2/patches/137391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/","msgid":"<34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com>","list_archive_url":null,"date":"2023-09-01T12:34:17","name":"RISC-V: fold duplicate code in vector_macro()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/mbox/"},{"id":137398,"url":"https://patchwork.plctlab.org/api/1.2/patches/137398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/","msgid":"<20230901135958.186407-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-09-01T13:59:58","name":"arm: Make '\''conflicting CPU architectures'\'' error message more user-friendly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/mbox/"},{"id":137412,"url":"https://patchwork.plctlab.org/api/1.2/patches/137412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/","msgid":"<20230901200419.3277274-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-01T20:04:19","name":"Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137419,"url":"https://patchwork.plctlab.org/api/1.2/patches/137419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:05","name":"[v2,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/mbox/"},{"id":137418,"url":"https://patchwork.plctlab.org/api/1.2/patches/137418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:06","name":"[v2,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/mbox/"},{"id":137427,"url":"https://patchwork.plctlab.org/api/1.2/patches/137427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/","msgid":"<1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-03T02:42:01","name":"[1/1] RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137428,"url":"https://patchwork.plctlab.org/api/1.2/patches/137428/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-03T03:13:24","name":"[REVIEW,ONLY,1/1] RISC-V: Add stub support for the '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137441,"url":"https://patchwork.plctlab.org/api/1.2/patches/137441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/","msgid":"<20230904061257.17425-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-09-04T06:12:57","name":"RISC-V: Use the right PLT address when making a new entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/mbox/"},{"id":137472,"url":"https://patchwork.plctlab.org/api/1.2/patches/137472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:27","name":"[v3,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/mbox/"},{"id":137473,"url":"https://patchwork.plctlab.org/api/1.2/patches/137473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:28","name":"[v3,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/mbox/"},{"id":137474,"url":"https://patchwork.plctlab.org/api/1.2/patches/137474/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/","msgid":"<2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T04:02:03","name":"[COMMITTED] RISC-V: Fix typo in the testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137483,"url":"https://patchwork.plctlab.org/api/1.2/patches/137483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:51:11","name":"[v2,1/3] x86: make AES/PCMULQDQ respectively prereqs of VAES/VPCMULQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/mbox/"},{"id":137484,"url":"https://patchwork.plctlab.org/api/1.2/patches/137484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:52:06","name":"[v2,2/3] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/mbox/"},{"id":137485,"url":"https://patchwork.plctlab.org/api/1.2/patches/137485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:53:14","name":"[v2,3/3] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/mbox/"},{"id":137493,"url":"https://patchwork.plctlab.org/api/1.2/patches/137493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:35","name":"[v3,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137491,"url":"https://patchwork.plctlab.org/api/1.2/patches/137491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T09:08:36","name":"[v3,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137492,"url":"https://patchwork.plctlab.org/api/1.2/patches/137492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:37","name":"[v3,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137526,"url":"https://patchwork.plctlab.org/api/1.2/patches/137526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:52:59","name":"[1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/mbox/"},{"id":137527,"url":"https://patchwork.plctlab.org/api/1.2/patches/137527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:53:00","name":"[2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/mbox/"},{"id":137546,"url":"https://patchwork.plctlab.org/api/1.2/patches/137546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T19:35:46","name":"[users/roland/gold-charnn] gold: Use char16_t, char32_t instead of uint16_t, uint32_t as character types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/mbox/"},{"id":137550,"url":"https://patchwork.plctlab.org/api/1.2/patches/137550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/","msgid":"<20230906021658.21F102043E@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-09-06T02:16:58","name":"[committed] src-release.sh (SIM_SUPPORT_DIRS): Add libsframe, libctf/swap.h and gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/mbox/"},{"id":137597,"url":"https://patchwork.plctlab.org/api/1.2/patches/137597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/","msgid":"<20230906200134.1033297-2-pjones@redhat.com>","list_archive_url":null,"date":"2023-09-06T20:01:34","name":"Handle \"efi-app-riscv64\" and similar targets in objcopy.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/mbox/"},{"id":137601,"url":"https://patchwork.plctlab.org/api/1.2/patches/137601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-06T23:26:16","name":"PR30828, notes obstack memory corruption","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/mbox/"},{"id":137609,"url":"https://patchwork.plctlab.org/api/1.2/patches/137609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/","msgid":"<20230907035242.19190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-07T03:52:42","name":"[Committed] RISC-V: Clarify the naming rules of vendor operands.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/mbox/"},{"id":137687,"url":"https://patchwork.plctlab.org/api/1.2/patches/137687/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/","msgid":"<20230907215413.723039-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-07T21:54:13","name":"Set insn_type for branch instructions on aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137727,"url":"https://patchwork.plctlab.org/api/1.2/patches/137727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:15:20","name":"[1/3] AArch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137729,"url":"https://patchwork.plctlab.org/api/1.2/patches/137729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:20:15","name":"[2/3] aarch64: macroize archictectural feature union in SYSREG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137730,"url":"https://patchwork.plctlab.org/api/1.2/patches/137730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:22:34","name":"[3/3] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137732,"url":"https://patchwork.plctlab.org/api/1.2/patches/137732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/","msgid":"<4894a865-0398-60ba-9447-53cf58d67b4b@suse.com>","list_archive_url":null,"date":"2023-09-08T12:44:13","name":"x86: Vxy naming correction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/mbox/"},{"id":137736,"url":"https://patchwork.plctlab.org/api/1.2/patches/137736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:53:43","name":"[1/4] x86: re-order update_code_flag()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/mbox/"},{"id":137737,"url":"https://patchwork.plctlab.org/api/1.2/patches/137737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/","msgid":"<806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:02","name":"[2/4] x86: make code size vs CPU arch checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/mbox/"},{"id":137739,"url":"https://patchwork.plctlab.org/api/1.2/patches/137739/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/","msgid":"<3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:24","name":"[3/4] x86: don'\''t play with cpu_arch_flags.cpu{,no}64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/mbox/"},{"id":137738,"url":"https://patchwork.plctlab.org/api/1.2/patches/137738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:55:14","name":"[4/4] x86: fold CpuLM and Cpu64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/mbox/"},{"id":137759,"url":"https://patchwork.plctlab.org/api/1.2/patches/137759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T16:21:49","name":"[pushed] aarch64: Remove unused function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/mbox/"},{"id":137946,"url":"https://patchwork.plctlab.org/api/1.2/patches/137946/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/","msgid":"<713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-12T01:39:08","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add CLIC extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137947,"url":"https://patchwork.plctlab.org/api/1.2/patches/137947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-12T01:40:17","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/mbox/"},{"id":138212,"url":"https://patchwork.plctlab.org/api/1.2/patches/138212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:19","name":"[v2,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/mbox/"},{"id":138213,"url":"https://patchwork.plctlab.org/api/1.2/patches/138213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:20","name":"[v2,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/mbox/"},{"id":138728,"url":"https://patchwork.plctlab.org/api/1.2/patches/138728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/","msgid":"<20230913095727.1420654-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-13T09:57:29","name":"[v3] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":139350,"url":"https://patchwork.plctlab.org/api/1.2/patches/139350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/","msgid":"<20230914064235.275964-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-14T06:42:27","name":"ld: write full path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/mbox/"},{"id":140123,"url":"https://patchwork.plctlab.org/api/1.2/patches/140123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/","msgid":"<20230915035214.29178-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-15T03:52:14","name":"Avoid unused space in .rela.dyn if sec was discarded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/mbox/"},{"id":140242,"url":"https://patchwork.plctlab.org/api/1.2/patches/140242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:47:42","name":"[1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/mbox/"},{"id":140243,"url":"https://patchwork.plctlab.org/api/1.2/patches/140243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/","msgid":"<7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:06","name":"[2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/mbox/"},{"id":140244,"url":"https://patchwork.plctlab.org/api/1.2/patches/140244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/","msgid":"<737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:42","name":"[RFC,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/mbox/"},{"id":140245,"url":"https://patchwork.plctlab.org/api/1.2/patches/140245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:49:09","name":"[RFC,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/mbox/"},{"id":140261,"url":"https://patchwork.plctlab.org/api/1.2/patches/140261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:59:15","name":"[1/3] x86: correct cpu_arch_isa_flags maintenance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/mbox/"},{"id":140262,"url":"https://patchwork.plctlab.org/api/1.2/patches/140262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/","msgid":"<635f1462-9704-efca-c034-f4bc39e706f2@suse.com>","list_archive_url":null,"date":"2023-09-15T08:59:39","name":"[2/3] x86: drop cpu_arch_tune_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/mbox/"},{"id":140264,"url":"https://patchwork.plctlab.org/api/1.2/patches/140264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/","msgid":"<578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com>","list_archive_url":null,"date":"2023-09-15T09:00:01","name":"[3/3] x86: prefer VEX encodings over EVEX ones when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/mbox/"},{"id":140322,"url":"https://patchwork.plctlab.org/api/1.2/patches/140322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/","msgid":"<20230915100349.1227137-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-15T10:03:49","name":"[committed] arc: Fix alignment of the TLS Translation Control Block","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/mbox/"},{"id":140367,"url":"https://patchwork.plctlab.org/api/1.2/patches/140367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/","msgid":"<20230915111343.41093-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-15T11:13:43","name":"RISC-V: Support Tag_RISCV_x3_reg_usage.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/mbox/"},{"id":141025,"url":"https://patchwork.plctlab.org/api/1.2/patches/141025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/","msgid":"<20230916103619.819791-2-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:16","name":"[v2,1/2] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/mbox/"},{"id":141026,"url":"https://patchwork.plctlab.org/api/1.2/patches/141026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/","msgid":"<20230916103619.819791-3-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:17","name":"[v2,2/2] ld: write full paths to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/mbox/"},{"id":141332,"url":"https://patchwork.plctlab.org/api/1.2/patches/141332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/","msgid":"<20230918100021.787453-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-18T10:00:21","name":"[v3] Add support for \"pcaddi rd, symbol\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/mbox/"},{"id":141352,"url":"https://patchwork.plctlab.org/api/1.2/patches/141352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/","msgid":"<20230918105332.2682211-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-09-18T10:53:32","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/mbox/"},{"id":141532,"url":"https://patchwork.plctlab.org/api/1.2/patches/141532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/","msgid":"<20230918194226.1200853-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-18T19:42:23","name":"[v3] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/mbox/"},{"id":141711,"url":"https://patchwork.plctlab.org/api/1.2/patches/141711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/","msgid":"<20230919070121.1489019-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-19T07:01:21","name":"RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/mbox/"},{"id":141728,"url":"https://patchwork.plctlab.org/api/1.2/patches/141728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/","msgid":"<20230919081250.2496254-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:44","name":"[1/7] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/mbox/"},{"id":141725,"url":"https://patchwork.plctlab.org/api/1.2/patches/141725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/","msgid":"<20230919081250.2496254-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:45","name":"[2/7] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/mbox/"},{"id":141733,"url":"https://patchwork.plctlab.org/api/1.2/patches/141733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/","msgid":"<20230919081250.2496254-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:46","name":"[3/7] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/mbox/"},{"id":141726,"url":"https://patchwork.plctlab.org/api/1.2/patches/141726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/","msgid":"<20230919081250.2496254-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:47","name":"[4/7] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/mbox/"},{"id":141732,"url":"https://patchwork.plctlab.org/api/1.2/patches/141732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/","msgid":"<20230919081250.2496254-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:48","name":"[5/7] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/mbox/"},{"id":141729,"url":"https://patchwork.plctlab.org/api/1.2/patches/141729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/","msgid":"<20230919081250.2496254-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:49","name":"[6/7] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/mbox/"},{"id":141730,"url":"https://patchwork.plctlab.org/api/1.2/patches/141730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/","msgid":"<20230919081250.2496254-8-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:50","name":"[7/7] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/mbox/"},{"id":141877,"url":"https://patchwork.plctlab.org/api/1.2/patches/141877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/","msgid":"<20230919125633.491660-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:29","name":"[3/7] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/mbox/"},{"id":141879,"url":"https://patchwork.plctlab.org/api/1.2/patches/141879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/","msgid":"<20230919125633.491660-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:30","name":"[4/7] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/mbox/"},{"id":141881,"url":"https://patchwork.plctlab.org/api/1.2/patches/141881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/","msgid":"<20230919125633.491660-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:33","name":"[7/7] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/mbox/"},{"id":141965,"url":"https://patchwork.plctlab.org/api/1.2/patches/141965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/","msgid":"<20230919152527.497773-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:20","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/mbox/"},{"id":141962,"url":"https://patchwork.plctlab.org/api/1.2/patches/141962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/","msgid":"<20230919152527.497773-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:21","name":"[2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/mbox/"},{"id":141964,"url":"https://patchwork.plctlab.org/api/1.2/patches/141964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/","msgid":"<20230919152527.497773-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:22","name":"[3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/mbox/"},{"id":141968,"url":"https://patchwork.plctlab.org/api/1.2/patches/141968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/","msgid":"<20230919152527.497773-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:23","name":"[4/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/mbox/"},{"id":141963,"url":"https://patchwork.plctlab.org/api/1.2/patches/141963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/","msgid":"<20230919152527.497773-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:24","name":"[5/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/mbox/"},{"id":141966,"url":"https://patchwork.plctlab.org/api/1.2/patches/141966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/","msgid":"<20230919152527.497773-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:25","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/mbox/"},{"id":141969,"url":"https://patchwork.plctlab.org/api/1.2/patches/141969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/","msgid":"<20230919152527.497773-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:26","name":"[7/8] Support APX NF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/mbox/"},{"id":141967,"url":"https://patchwork.plctlab.org/api/1.2/patches/141967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/","msgid":"<20230919152527.497773-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:27","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/mbox/"},{"id":141977,"url":"https://patchwork.plctlab.org/api/1.2/patches/141977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:44:26","name":"[v2,1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/mbox/"},{"id":141978,"url":"https://patchwork.plctlab.org/api/1.2/patches/141978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:45:02","name":"[v2,2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/mbox/"},{"id":141979,"url":"https://patchwork.plctlab.org/api/1.2/patches/141979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/","msgid":"<82732557-00aa-9532-b27b-3669c93ba706@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:31","name":"[v2,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/mbox/"},{"id":141982,"url":"https://patchwork.plctlab.org/api/1.2/patches/141982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/","msgid":"<4dacf33d-8770-775c-cfee-8741d159e08d@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:59","name":"[v2,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/mbox/"},{"id":142109,"url":"https://patchwork.plctlab.org/api/1.2/patches/142109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:15","name":"readelf.c '\''ext'\'' may be used uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/mbox/"},{"id":142110,"url":"https://patchwork.plctlab.org/api/1.2/patches/142110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:44","name":"elf-attrs.c memory allocation fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/mbox/"},{"id":142284,"url":"https://patchwork.plctlab.org/api/1.2/patches/142284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/","msgid":"<20230920083124.2072273-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-20T08:31:26","name":"[v2] RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/mbox/"},{"id":142635,"url":"https://patchwork.plctlab.org/api/1.2/patches/142635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:53","name":"[RFC,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/mbox/"},{"id":142636,"url":"https://patchwork.plctlab.org/api/1.2/patches/142636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:54","name":"[RFC,2/9] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/mbox/"},{"id":142639,"url":"https://patchwork.plctlab.org/api/1.2/patches/142639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:55","name":"[RFC,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/mbox/"},{"id":142637,"url":"https://patchwork.plctlab.org/api/1.2/patches/142637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:56","name":"[RFC,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/mbox/"},{"id":142640,"url":"https://patchwork.plctlab.org/api/1.2/patches/142640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:57","name":"[RFC,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/mbox/"},{"id":142643,"url":"https://patchwork.plctlab.org/api/1.2/patches/142643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:58","name":"[RFC,6/9] gas: dw2gencfi: ignore all .cfi_* directives with --scfi=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/mbox/"},{"id":142638,"url":"https://patchwork.plctlab.org/api/1.2/patches/142638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:59","name":"[RFC,7/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/mbox/"},{"id":142641,"url":"https://patchwork.plctlab.org/api/1.2/patches/142641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:00","name":"[RFC,8/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/mbox/"},{"id":142642,"url":"https://patchwork.plctlab.org/api/1.2/patches/142642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:01","name":"[RFC,9/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/mbox/"},{"id":142708,"url":"https://patchwork.plctlab.org/api/1.2/patches/142708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/","msgid":"<20230921031348.291150-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-21T03:13:48","name":"gprofng: 30834 improve disassembly output for call and branch instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":142793,"url":"https://patchwork.plctlab.org/api/1.2/patches/142793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/","msgid":"<20230921101141.2518818-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:36","name":"[1/6] Support {evex} pseudo prefix for decode evex promoted insns without egpr32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/mbox/"},{"id":142790,"url":"https://patchwork.plctlab.org/api/1.2/patches/142790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/","msgid":"<20230921101141.2518818-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:37","name":"[2/6] Disable pseudo prefix {rex2} for illegal instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/mbox/"},{"id":142791,"url":"https://patchwork.plctlab.org/api/1.2/patches/142791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/","msgid":"<20230921101141.2518818-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:38","name":"[3/6] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/mbox/"},{"id":142792,"url":"https://patchwork.plctlab.org/api/1.2/patches/142792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/","msgid":"<20230921101141.2518818-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:39","name":"[4/6] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/mbox/"},{"id":142789,"url":"https://patchwork.plctlab.org/api/1.2/patches/142789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/","msgid":"<20230921101141.2518818-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:40","name":"[5/6] For","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/mbox/"},{"id":142788,"url":"https://patchwork.plctlab.org/api/1.2/patches/142788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/","msgid":"<20230921101141.2518818-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:41","name":"[6/6] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/mbox/"},{"id":142803,"url":"https://patchwork.plctlab.org/api/1.2/patches/142803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/","msgid":"","list_archive_url":null,"date":"2023-09-21T14:31:16","name":"Add support to readelf for the PT_OPENBSD_NOBTCFI segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/mbox/"},{"id":143238,"url":"https://patchwork.plctlab.org/api/1.2/patches/143238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-22T07:52:02","name":"[1/2] x86-64: fix suffix-less PUSH of symbol address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/mbox/"},{"id":143239,"url":"https://patchwork.plctlab.org/api/1.2/patches/143239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/","msgid":"<25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com>","list_archive_url":null,"date":"2023-09-22T07:52:28","name":"[2/2] x86-64: REX.W overrides DATA_PREFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/mbox/"},{"id":144048,"url":"https://patchwork.plctlab.org/api/1.2/patches/144048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/","msgid":"<20230924065328.309229-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-24T06:53:28","name":"LoongArch/GAS: Add support for branch relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/mbox/"},{"id":144240,"url":"https://patchwork.plctlab.org/api/1.2/patches/144240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/","msgid":"<20230925073356.298215-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T07:33:56","name":"[committed] arc: Update binutils arc predicate for tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/mbox/"},{"id":144268,"url":"https://patchwork.plctlab.org/api/1.2/patches/144268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-09-25T08:19:57","name":"RISC-V: Protect .got with relro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/mbox/"},{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/mbox/"}]' ++ jq -rc '.[].name' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"},{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"},{"id":55502,"url":"https://patchwork.plctlab.org/api/1.2/patches/55502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/","msgid":"<20230210174404.3763-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:01","name":"[1/4] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/mbox/"},{"id":55503,"url":"https://patchwork.plctlab.org/api/1.2/patches/55503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/","msgid":"<20230210174404.3763-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:02","name":"[2/4] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/mbox/"},{"id":55504,"url":"https://patchwork.plctlab.org/api/1.2/patches/55504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/","msgid":"<20230210174404.3763-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:03","name":"[3/4] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/mbox/"},{"id":55505,"url":"https://patchwork.plctlab.org/api/1.2/patches/55505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/","msgid":"<20230210174404.3763-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:04","name":"[4/4] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/mbox/"},{"id":55698,"url":"https://patchwork.plctlab.org/api/1.2/patches/55698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:12:05","name":".debug sections without contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/mbox/"},{"id":55699,"url":"https://patchwork.plctlab.org/api/1.2/patches/55699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:13:29","name":"objdump -D of bss sections and -s with -j","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/mbox/"},{"id":55977,"url":"https://patchwork.plctlab.org/api/1.2/patches/55977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-12T22:23:22","name":"objcopy memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/mbox/"},{"id":56071,"url":"https://patchwork.plctlab.org/api/1.2/patches/56071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/","msgid":"<5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:36","name":"[1/2] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/mbox/"},{"id":56072,"url":"https://patchwork.plctlab.org/api/1.2/patches/56072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/","msgid":"<3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:58","name":"[2/2] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/mbox/"},{"id":56078,"url":"https://patchwork.plctlab.org/api/1.2/patches/56078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/","msgid":"<09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com>","list_archive_url":null,"date":"2023-02-13T08:12:12","name":"[1/2] Arm64/gas: add missing prereq features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/mbox/"},{"id":56080,"url":"https://patchwork.plctlab.org/api/1.2/patches/56080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-13T08:12:45","name":"[2/2] Arm64/gas: drop redundant feature prereqs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/mbox/"},{"id":56081,"url":"https://patchwork.plctlab.org/api/1.2/patches/56081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/","msgid":"<08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com>","list_archive_url":null,"date":"2023-02-13T08:15:36","name":"gas: improve interaction between read_a_source_file() and s_linefile()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/mbox/"},{"id":56098,"url":"https://patchwork.plctlab.org/api/1.2/patches/56098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/","msgid":"<8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com>","list_archive_url":null,"date":"2023-02-13T08:42:20","name":"x86: {LD,ST}TILECFG use an extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/mbox/"},{"id":56162,"url":"https://patchwork.plctlab.org/api/1.2/patches/56162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:35:22","name":"Split off gas init to functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/mbox/"},{"id":56164,"url":"https://patchwork.plctlab.org/api/1.2/patches/56164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:36:02","name":"stabs.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/mbox/"},{"id":56261,"url":"https://patchwork.plctlab.org/api/1.2/patches/56261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/","msgid":"<20230213122241.6144-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:37","name":"[v2,1/5] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/mbox/"},{"id":56262,"url":"https://patchwork.plctlab.org/api/1.2/patches/56262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/","msgid":"<20230213122241.6144-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:38","name":"[v2,2/5] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/mbox/"},{"id":56263,"url":"https://patchwork.plctlab.org/api/1.2/patches/56263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/","msgid":"<20230213122241.6144-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:39","name":"[v2,3/5] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/mbox/"},{"id":56264,"url":"https://patchwork.plctlab.org/api/1.2/patches/56264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/","msgid":"<20230213122241.6144-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:40","name":"[v2,4/5] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/mbox/"},{"id":56265,"url":"https://patchwork.plctlab.org/api/1.2/patches/56265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/","msgid":"<20230213122241.6144-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:41","name":"[v2,5/5] Use lang_add_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/mbox/"},{"id":56267,"url":"https://patchwork.plctlab.org/api/1.2/patches/56267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T12:38:30","name":"_bfd_ecoff_slurp_symbol_table buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/mbox/"},{"id":56279,"url":"https://patchwork.plctlab.org/api/1.2/patches/56279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T13:04:14","name":"[obvious] Fix PR30079: abort on mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/mbox/"},{"id":56293,"url":"https://patchwork.plctlab.org/api/1.2/patches/56293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:42","name":"[RFC,v3,1/8] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/mbox/"},{"id":56296,"url":"https://patchwork.plctlab.org/api/1.2/patches/56296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:43","name":"[RFC,v3,2/8] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/mbox/"},{"id":56297,"url":"https://patchwork.plctlab.org/api/1.2/patches/56297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:44","name":"[RFC,v3,3/8] RISC-V: Add Zvkned ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/mbox/"},{"id":56294,"url":"https://patchwork.plctlab.org/api/1.2/patches/56294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:45","name":"[RFC,v3,4/8] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/mbox/"},{"id":56298,"url":"https://patchwork.plctlab.org/api/1.2/patches/56298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:46","name":"[RFC,v3,5/8] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/mbox/"},{"id":56300,"url":"https://patchwork.plctlab.org/api/1.2/patches/56300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:47","name":"[RFC,v3,6/8] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/mbox/"},{"id":56295,"url":"https://patchwork.plctlab.org/api/1.2/patches/56295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:48","name":"[RFC,v3,7/8] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/mbox/"},{"id":56299,"url":"https://patchwork.plctlab.org/api/1.2/patches/56299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:49","name":"[RFC,v3,8/8] RISC-V: Add Zvks ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/mbox/"},{"id":56326,"url":"https://patchwork.plctlab.org/api/1.2/patches/56326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/","msgid":"<2096ddec-287a-de42-a2f6-58293af2fd48@suse.com>","list_archive_url":null,"date":"2023-02-13T14:54:00","name":"gas: correct symbol name comparison in .startof./.sizeof. handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/mbox/"},{"id":56363,"url":"https://patchwork.plctlab.org/api/1.2/patches/56363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/","msgid":"<20230213161124.15340-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:19","name":"[v3,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/mbox/"},{"id":56366,"url":"https://patchwork.plctlab.org/api/1.2/patches/56366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/","msgid":"<20230213161124.15340-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:20","name":"[v3,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/mbox/"},{"id":56365,"url":"https://patchwork.plctlab.org/api/1.2/patches/56365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/","msgid":"<20230213161124.15340-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:21","name":"[v3,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/mbox/"},{"id":56364,"url":"https://patchwork.plctlab.org/api/1.2/patches/56364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/","msgid":"<20230213161124.15340-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:22","name":"[v3,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/mbox/"},{"id":56367,"url":"https://patchwork.plctlab.org/api/1.2/patches/56367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/","msgid":"<20230213161124.15340-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:23","name":"[v3,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/mbox/"},{"id":56368,"url":"https://patchwork.plctlab.org/api/1.2/patches/56368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/","msgid":"<20230213161124.15340-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:24","name":"[v3,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/mbox/"},{"id":56372,"url":"https://patchwork.plctlab.org/api/1.2/patches/56372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/","msgid":"<20230213162009.15515-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:04","name":"[v4,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/mbox/"},{"id":56369,"url":"https://patchwork.plctlab.org/api/1.2/patches/56369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/","msgid":"<20230213162009.15515-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:05","name":"[v4,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/mbox/"},{"id":56370,"url":"https://patchwork.plctlab.org/api/1.2/patches/56370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/","msgid":"<20230213162009.15515-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:06","name":"[v4,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/mbox/"},{"id":56371,"url":"https://patchwork.plctlab.org/api/1.2/patches/56371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/","msgid":"<20230213162009.15515-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:07","name":"[v4,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/mbox/"},{"id":56373,"url":"https://patchwork.plctlab.org/api/1.2/patches/56373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/","msgid":"<20230213162009.15515-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:08","name":"[v4,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/mbox/"},{"id":56404,"url":"https://patchwork.plctlab.org/api/1.2/patches/56404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T17:42:58","name":"PR30120: fix x87 fucomp misassembled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/mbox/"},{"id":56662,"url":"https://patchwork.plctlab.org/api/1.2/patches/56662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/","msgid":"<20230214050633.28910-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-14T05:06:33","name":"[v4,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/mbox/"},{"id":57082,"url":"https://patchwork.plctlab.org/api/1.2/patches/57082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-14T15:53:10","name":"gas: buffer_and_nest() needs to pass nul-terminated string to temp_ilp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/mbox/"},{"id":57344,"url":"https://patchwork.plctlab.org/api/1.2/patches/57344/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T02:34:56","name":"binutils stabs type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/mbox/"},{"id":57373,"url":"https://patchwork.plctlab.org/api/1.2/patches/57373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T06:06:56","name":"More ecoff sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/mbox/"},{"id":57417,"url":"https://patchwork.plctlab.org/api/1.2/patches/57417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/","msgid":"<56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com>","list_archive_url":null,"date":"2023-02-15T07:44:24","name":"x86/gas: replace inappropriate assertion when parsing registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/mbox/"},{"id":57485,"url":"https://patchwork.plctlab.org/api/1.2/patches/57485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:34:16","name":"objdump -G memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/mbox/"},{"id":57486,"url":"https://patchwork.plctlab.org/api/1.2/patches/57486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:35:06","name":"objdump read_section_stabs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/mbox/"},{"id":57497,"url":"https://patchwork.plctlab.org/api/1.2/patches/57497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/","msgid":"<20230215114052.28292-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:47","name":"[v0,1/6] Add testsuite for ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/mbox/"},{"id":57488,"url":"https://patchwork.plctlab.org/api/1.2/patches/57488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/","msgid":"<20230215114052.28292-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:48","name":"[v0,2/6] Add ASCII command info to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/mbox/"},{"id":57498,"url":"https://patchwork.plctlab.org/api/1.2/patches/57498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/","msgid":"<20230215114052.28292-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:49","name":"[v0,3/6] Add ASCII to info file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/mbox/"},{"id":57499,"url":"https://patchwork.plctlab.org/api/1.2/patches/57499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/","msgid":"<20230215114052.28292-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:50","name":"[v0,4/6] ldlex.l: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/mbox/"},{"id":57490,"url":"https://patchwork.plctlab.org/api/1.2/patches/57490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/","msgid":"<20230215114052.28292-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:51","name":"[v0,5/6] ldgram.y: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/mbox/"},{"id":57491,"url":"https://patchwork.plctlab.org/api/1.2/patches/57491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/","msgid":"<20230215114052.28292-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:52","name":"[v0,6/6] ldlang.*: parse ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/mbox/"},{"id":57650,"url":"https://patchwork.plctlab.org/api/1.2/patches/57650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:58","name":"[v4,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/mbox/"},{"id":57649,"url":"https://patchwork.plctlab.org/api/1.2/patches/57649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:59","name":"[v4,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/mbox/"},{"id":57652,"url":"https://patchwork.plctlab.org/api/1.2/patches/57652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:00","name":"[v4,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/mbox/"},{"id":57651,"url":"https://patchwork.plctlab.org/api/1.2/patches/57651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:01","name":"[v4,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/mbox/"},{"id":57654,"url":"https://patchwork.plctlab.org/api/1.2/patches/57654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:02","name":"[v4,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/mbox/"},{"id":57653,"url":"https://patchwork.plctlab.org/api/1.2/patches/57653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:03","name":"[v4,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/mbox/"},{"id":57811,"url":"https://patchwork.plctlab.org/api/1.2/patches/57811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:03:40","name":"gas_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/mbox/"},{"id":57812,"url":"https://patchwork.plctlab.org/api/1.2/patches/57812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:04:50","name":"Delete PROGRESS macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/mbox/"},{"id":57925,"url":"https://patchwork.plctlab.org/api/1.2/patches/57925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-16T08:56:11","name":"RISC-V: as_warn() already emits a newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/mbox/"},{"id":58064,"url":"https://patchwork.plctlab.org/api/1.2/patches/58064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/","msgid":"<20230216131905.1012-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T13:19:05","name":"[v0,1/1,RFC] Add support for CRC64 generation in linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/mbox/"},{"id":58227,"url":"https://patchwork.plctlab.org/api/1.2/patches/58227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/","msgid":"<20230216204006.1977-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:01","name":"[v0,1/6] CRC64 header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/mbox/"},{"id":58228,"url":"https://patchwork.plctlab.org/api/1.2/patches/58228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/","msgid":"<20230216204006.1977-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:02","name":"[v0,2/6] ldlang.h: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/mbox/"},{"id":58229,"url":"https://patchwork.plctlab.org/api/1.2/patches/58229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/","msgid":"<20230216204006.1977-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:03","name":"[v0,3/6] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/mbox/"},{"id":58230,"url":"https://patchwork.plctlab.org/api/1.2/patches/58230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/","msgid":"<20230216204006.1977-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:04","name":"[v0,4/6] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/mbox/"},{"id":58232,"url":"https://patchwork.plctlab.org/api/1.2/patches/58232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/","msgid":"<20230216204006.1977-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:05","name":"[v0,5/6] ldlang.c: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/mbox/"},{"id":58231,"url":"https://patchwork.plctlab.org/api/1.2/patches/58231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/","msgid":"<20230216204006.1977-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:06","name":"[v0,6/6] ldlang.c: Try to get the .text section for checking CRC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/mbox/"},{"id":58259,"url":"https://patchwork.plctlab.org/api/1.2/patches/58259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T22:00:29","name":"PR30046, power cmpi leads to unknown architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/mbox/"},{"id":58321,"url":"https://patchwork.plctlab.org/api/1.2/patches/58321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T02:38:50","name":"Wild pointer reads in _bfd_ecoff_locate_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/mbox/"},{"id":58346,"url":"https://patchwork.plctlab.org/api/1.2/patches/58346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044033.2131866-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:40:33","name":"[1/2] gprofng: PR30036 Build failure on aarch64 w/ glibc: symbol `pwrite64'\'' is already defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58347,"url":"https://patchwork.plctlab.org/api/1.2/patches/58347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044105.2133872-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:41:05","name":"[2/2] gprofng: fix Dwarf reader for DW_TAG_subprogram","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58348,"url":"https://patchwork.plctlab.org/api/1.2/patches/58348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T04:49:29","name":"ld test asciz and ascii fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/mbox/"},{"id":58514,"url":"https://patchwork.plctlab.org/api/1.2/patches/58514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/","msgid":"<20230217112016.19718-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:12","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/mbox/"},{"id":58513,"url":"https://patchwork.plctlab.org/api/1.2/patches/58513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/","msgid":"<20230217112016.19718-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:13","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/mbox/"},{"id":58591,"url":"https://patchwork.plctlab.org/api/1.2/patches/58591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/","msgid":"<20230217135446.26053-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:42","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/mbox/"},{"id":58593,"url":"https://patchwork.plctlab.org/api/1.2/patches/58593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/","msgid":"<20230217135446.26053-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:43","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/mbox/"},{"id":58589,"url":"https://patchwork.plctlab.org/api/1.2/patches/58589/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/","msgid":"<20230217135446.26053-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:44","name":"[v1,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/mbox/"},{"id":58590,"url":"https://patchwork.plctlab.org/api/1.2/patches/58590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/","msgid":"<20230217135446.26053-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:45","name":"[v1,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/mbox/"},{"id":58592,"url":"https://patchwork.plctlab.org/api/1.2/patches/58592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/","msgid":"<20230217135446.26053-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:46","name":"[v1,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/mbox/"},{"id":58650,"url":"https://patchwork.plctlab.org/api/1.2/patches/58650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-17T15:03:57","name":"[RFC] Move static archive dependencies into ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/mbox/"},{"id":58738,"url":"https://patchwork.plctlab.org/api/1.2/patches/58738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/","msgid":"<20230217174037.11911-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:33","name":"[v2,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/mbox/"},{"id":58735,"url":"https://patchwork.plctlab.org/api/1.2/patches/58735/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/","msgid":"<20230217174037.11911-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:34","name":"[v2,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/mbox/"},{"id":58736,"url":"https://patchwork.plctlab.org/api/1.2/patches/58736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/","msgid":"<20230217174037.11911-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:35","name":"[v2,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/mbox/"},{"id":58734,"url":"https://patchwork.plctlab.org/api/1.2/patches/58734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/","msgid":"<20230217174037.11911-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:36","name":"[v2,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/mbox/"},{"id":58737,"url":"https://patchwork.plctlab.org/api/1.2/patches/58737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/","msgid":"<20230217174037.11911-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:37","name":"[v2,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/mbox/"},{"id":58757,"url":"https://patchwork.plctlab.org/api/1.2/patches/58757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/","msgid":"<20230217192905.3160819-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:02","name":"[1/4] Fix formatting of long function description in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/mbox/"},{"id":58758,"url":"https://patchwork.plctlab.org/api/1.2/patches/58758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/","msgid":"<20230217192905.3160819-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:03","name":"[2/4] Don'\''t use chew comments for static functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/mbox/"},{"id":58756,"url":"https://patchwork.plctlab.org/api/1.2/patches/58756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/","msgid":"<20230217192905.3160819-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:04","name":"[3/4] Hoist the SECTION comment in opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/mbox/"},{"id":58755,"url":"https://patchwork.plctlab.org/api/1.2/patches/58755/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/","msgid":"<20230217192905.3160819-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:05","name":"[4/4] Redefine FUNCTION in doc.str","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/mbox/"},{"id":58951,"url":"https://patchwork.plctlab.org/api/1.2/patches/58951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/","msgid":"<877cwere3q.fsf@igel.home>","list_archive_url":null,"date":"2023-02-18T19:02:49","name":"opcodes: style m68k disassembler output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/mbox/"},{"id":59075,"url":"https://patchwork.plctlab.org/api/1.2/patches/59075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-19T03:47:16","name":"Buffer overflow in evax_bfd_print_eobj","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/mbox/"},{"id":59334,"url":"https://patchwork.plctlab.org/api/1.2/patches/59334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/","msgid":"<20230219173450.25555-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:46","name":"[v3,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/mbox/"},{"id":59332,"url":"https://patchwork.plctlab.org/api/1.2/patches/59332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/","msgid":"<20230219173450.25555-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:47","name":"[v3,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/mbox/"},{"id":59333,"url":"https://patchwork.plctlab.org/api/1.2/patches/59333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/","msgid":"<20230219173450.25555-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:48","name":"[v3,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/mbox/"},{"id":59331,"url":"https://patchwork.plctlab.org/api/1.2/patches/59331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/","msgid":"<20230219173450.25555-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:49","name":"[v3,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/mbox/"},{"id":59340,"url":"https://patchwork.plctlab.org/api/1.2/patches/59340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/","msgid":"<20230219173450.25555-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:50","name":"[v3,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/mbox/"},{"id":59338,"url":"https://patchwork.plctlab.org/api/1.2/patches/59338/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/","msgid":"<20230219194549.22554-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:45","name":"[v4,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/mbox/"},{"id":59361,"url":"https://patchwork.plctlab.org/api/1.2/patches/59361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/","msgid":"<20230219194549.22554-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:46","name":"[v4,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/mbox/"},{"id":59324,"url":"https://patchwork.plctlab.org/api/1.2/patches/59324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/","msgid":"<20230219194549.22554-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:47","name":"[v4,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/mbox/"},{"id":59325,"url":"https://patchwork.plctlab.org/api/1.2/patches/59325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/","msgid":"<20230219194549.22554-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:48","name":"[v4,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/mbox/"},{"id":59360,"url":"https://patchwork.plctlab.org/api/1.2/patches/59360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/","msgid":"<20230219194549.22554-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:49","name":"[v4,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/mbox/"},{"id":59371,"url":"https://patchwork.plctlab.org/api/1.2/patches/59371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-20T01:56:51","name":"In-memory nested archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/mbox/"},{"id":59328,"url":"https://patchwork.plctlab.org/api/1.2/patches/59328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/","msgid":"<20230220082224.415968-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:21","name":"[1/4] gas/testsuite: adjust a test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/mbox/"},{"id":59350,"url":"https://patchwork.plctlab.org/api/1.2/patches/59350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/","msgid":"<20230220082224.415968-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:22","name":"[2/4] ld/testsuite: don'\''t output to /dev/null on mingw hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/mbox/"},{"id":59358,"url":"https://patchwork.plctlab.org/api/1.2/patches/59358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/","msgid":"<20230220082224.415968-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:23","name":"[3/4] ld/testsuite: adjust to Windows path separator.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/mbox/"},{"id":59335,"url":"https://patchwork.plctlab.org/api/1.2/patches/59335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/","msgid":"<20230220082224.415968-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:24","name":"[4/4] ld/testsuite: handle Windows drive letter in a noinit test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/mbox/"},{"id":59456,"url":"https://patchwork.plctlab.org/api/1.2/patches/59456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/","msgid":"<20230220141328.20441-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-20T14:13:28","name":"ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/mbox/"},{"id":59466,"url":"https://patchwork.plctlab.org/api/1.2/patches/59466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/","msgid":"<20230220144302.1234792-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T14:43:02","name":"[v2] ld/testsuite: don'\''t output to /dev/null","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/mbox/"},{"id":59759,"url":"https://patchwork.plctlab.org/api/1.2/patches/59759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/","msgid":"<20230221040650.2337395-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-21T04:06:50","name":"MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/mbox/"},{"id":59767,"url":"https://patchwork.plctlab.org/api/1.2/patches/59767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:03","name":"alpha-*-vms missing libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/mbox/"},{"id":59769,"url":"https://patchwork.plctlab.org/api/1.2/patches/59769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:27","name":"ld-libs test on alpha-vms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/mbox/"},{"id":59768,"url":"https://patchwork.plctlab.org/api/1.2/patches/59768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:58","name":"Both FAIL and PASS \"check sections 2\"?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/mbox/"},{"id":59807,"url":"https://patchwork.plctlab.org/api/1.2/patches/59807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/","msgid":"<20230221090331.559683-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T09:03:31","name":"ld/testsuite: handle Windows drive letter in persistent section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/mbox/"},{"id":59864,"url":"https://patchwork.plctlab.org/api/1.2/patches/59864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/","msgid":"<87v8jv9snh.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-21T11:14:58","name":"Commit: Update description of bfd_fill_in_gnu_debuglink_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/mbox/"},{"id":60156,"url":"https://patchwork.plctlab.org/api/1.2/patches/60156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/","msgid":"<20230221161442.1554824-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T16:14:42","name":"testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/mbox/"},{"id":60284,"url":"https://patchwork.plctlab.org/api/1.2/patches/60284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T22:59:15","name":"debug_link duplicate file size checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/mbox/"},{"id":60522,"url":"https://patchwork.plctlab.org/api/1.2/patches/60522/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/","msgid":"<2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com>","list_archive_url":null,"date":"2023-02-22T13:14:48","name":"x86: avoid .byte in testcases where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/mbox/"},{"id":60572,"url":"https://patchwork.plctlab.org/api/1.2/patches/60572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/","msgid":"<20230222151639.588269-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-22T15:16:39","name":"[v2] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/mbox/"},{"id":60602,"url":"https://patchwork.plctlab.org/api/1.2/patches/60602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/","msgid":"<20230222161609.239928-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:00","name":"[v5,01/10] TIMESTAMP: ldlang: process","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/mbox/"},{"id":60606,"url":"https://patchwork.plctlab.org/api/1.2/patches/60606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/","msgid":"<20230222161609.239928-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:01","name":"[v5,02/10] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/mbox/"},{"id":60597,"url":"https://patchwork.plctlab.org/api/1.2/patches/60597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/","msgid":"<20230222161609.239928-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:02","name":"[v5,03/10] DIGEST: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/mbox/"},{"id":60599,"url":"https://patchwork.plctlab.org/api/1.2/patches/60599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/","msgid":"<20230222161609.239928-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:03","name":"[v5,04/10] LIBCRC: license","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/mbox/"},{"id":60604,"url":"https://patchwork.plctlab.org/api/1.2/patches/60604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/","msgid":"<20230222161609.239928-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:04","name":"[v5,05/10] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/mbox/"},{"id":60608,"url":"https://patchwork.plctlab.org/api/1.2/patches/60608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/","msgid":"<20230222161609.239928-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:05","name":"[v5,06/10] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/mbox/"},{"id":60609,"url":"https://patchwork.plctlab.org/api/1.2/patches/60609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/","msgid":"<20230222161609.239928-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:06","name":"[v5,07/10] DIGEST: Makefile.am: add new files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/mbox/"},{"id":60603,"url":"https://patchwork.plctlab.org/api/1.2/patches/60603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/","msgid":"<20230222161609.239928-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:07","name":"[v5,08/10] DIGEST: CRC-32/64 algorithms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/mbox/"},{"id":60605,"url":"https://patchwork.plctlab.org/api/1.2/patches/60605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/","msgid":"<20230222161609.239928-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:08","name":"[v5,09/10] DIGEST: ldmain.c: add CRC calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/mbox/"},{"id":60607,"url":"https://patchwork.plctlab.org/api/1.2/patches/60607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/","msgid":"<20230222161609.239928-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:09","name":"[v5,10/10] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/mbox/"},{"id":60774,"url":"https://patchwork.plctlab.org/api/1.2/patches/60774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:48:58","name":"Test SEC_HAS_CONTENTS before reading section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/mbox/"},{"id":60775,"url":"https://patchwork.plctlab.org/api/1.2/patches/60775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:28","name":"Test SEC_HAS_CONTENTS in relax routines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/mbox/"},{"id":60776,"url":"https://patchwork.plctlab.org/api/1.2/patches/60776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:58","name":"ip2k: don'\''t look at stab sections without relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/mbox/"},{"id":60777,"url":"https://patchwork.plctlab.org/api/1.2/patches/60777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:50:35","name":"dwarf1 .line SEC_HAS_CONTENTS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/mbox/"},{"id":60907,"url":"https://patchwork.plctlab.org/api/1.2/patches/60907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/","msgid":"<20230223110417.63915-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-23T11:04:17","name":"[v3] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/mbox/"},{"id":60908,"url":"https://patchwork.plctlab.org/api/1.2/patches/60908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/","msgid":"<20230223111115.3752443-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-23T11:11:15","name":"MIPS: support specify isa level when configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/mbox/"},{"id":60954,"url":"https://patchwork.plctlab.org/api/1.2/patches/60954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/","msgid":"<20230223124519.4228-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-23T12:45:19","name":"gas: Add --force-compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/mbox/"},{"id":61014,"url":"https://patchwork.plctlab.org/api/1.2/patches/61014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/","msgid":"<877651c1-3d70-6985-54b3-e4416bed3048@arm.com>","list_archive_url":null,"date":"2023-02-23T15:18:03","name":"[GAS,Aarch64] Add Binutils support for MEC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/mbox/"},{"id":61037,"url":"https://patchwork.plctlab.org/api/1.2/patches/61037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/","msgid":"<87bklkths4.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-23T17:26:19","name":"Commit: Better caching in elf_find_function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/mbox/"},{"id":61175,"url":"https://patchwork.plctlab.org/api/1.2/patches/61175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-24T07:53:39","name":"PR30155, ld segfault in _bfd_nearby_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/mbox/"},{"id":61302,"url":"https://patchwork.plctlab.org/api/1.2/patches/61302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:02:22","name":"gas: default .debug section compression method adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/mbox/"},{"id":61306,"url":"https://patchwork.plctlab.org/api/1.2/patches/61306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/","msgid":"<3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com>","list_archive_url":null,"date":"2023-02-24T13:08:25","name":"[1/2] x86: drop redundant calculation of EVEX broadcast size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/mbox/"},{"id":61307,"url":"https://patchwork.plctlab.org/api/1.2/patches/61307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:09:14","name":"[2/2] x86: use swap_2_operands() in build_vex_prefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/mbox/"},{"id":61506,"url":"https://patchwork.plctlab.org/api/1.2/patches/61506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/","msgid":"<87ilfqjb5y.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-25T10:23:53","name":"[PUSHED] Enable styling for GDB (Was: [PATCH] opcodes: style m68k disassembler output)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/mbox/"},{"id":61690,"url":"https://patchwork.plctlab.org/api/1.2/patches/61690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/","msgid":"<20230227005935.12270-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-27T00:59:35","name":"[v2] ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/mbox/"},{"id":61924,"url":"https://patchwork.plctlab.org/api/1.2/patches/61924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/","msgid":"<9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de>","list_archive_url":null,"date":"2023-02-27T11:43:09","name":"gas: Add --compress-debug-sections=force","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/mbox/"},{"id":61954,"url":"https://patchwork.plctlab.org/api/1.2/patches/61954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/","msgid":"<20230227134135.462271-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-27T13:41:35","name":"gas/testsuite: adjust another test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/mbox/"},{"id":62196,"url":"https://patchwork.plctlab.org/api/1.2/patches/62196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:04:56","name":"Another PE SEC_HAS_CONTENTS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/mbox/"},{"id":62197,"url":"https://patchwork.plctlab.org/api/1.2/patches/62197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:05:45","name":"Add some sanity checking in ECOFF lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/mbox/"},{"id":62198,"url":"https://patchwork.plctlab.org/api/1.2/patches/62198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:06:36","name":"Free ecoff debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/mbox/"},{"id":62205,"url":"https://patchwork.plctlab.org/api/1.2/patches/62205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/","msgid":"<20230228001633.3602-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:31","name":"[v2,1/3] gas: Unify parsing of --compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/mbox/"},{"id":62206,"url":"https://patchwork.plctlab.org/api/1.2/patches/62206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/","msgid":"<20230228001633.3602-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:32","name":"[v2,2/3] gas: Handle --compress-debug-sections=subopt1,subopt2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/mbox/"},{"id":62204,"url":"https://patchwork.plctlab.org/api/1.2/patches/62204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/","msgid":"<20230228001633.3602-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:33","name":"[v2,3/3] gas: Add --compress-debug-sections={heuristic-always, heuristic-sizewin}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/mbox/"},{"id":62220,"url":"https://patchwork.plctlab.org/api/1.2/patches/62220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:37:59","name":"chew.c printf of intptr_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/mbox/"},{"id":62640,"url":"https://patchwork.plctlab.org/api/1.2/patches/62640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/","msgid":"<2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-02-28T21:44:06","name":"opcodes/arm: adjust whitespace in cpsie instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/mbox/"},{"id":62664,"url":"https://patchwork.plctlab.org/api/1.2/patches/62664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/","msgid":"<20230228224937.3832887-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-02-28T22:49:37","name":"[needs,more,eyes] Relink also libopcodes and libgprofng to newly built libiberty.a","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"},{"id":17,"url":"https://patchwork.plctlab.org/api/1.2/bundles/17/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-03","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":62751,"url":"https://patchwork.plctlab.org/api/1.2/patches/62751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T03:59:18","name":"Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/mbox/"},{"id":62752,"url":"https://patchwork.plctlab.org/api/1.2/patches/62752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:03","name":"gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/mbox/"},{"id":62753,"url":"https://patchwork.plctlab.org/api/1.2/patches/62753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:36","name":"Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/mbox/"},{"id":62932,"url":"https://patchwork.plctlab.org/api/1.2/patches/62932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/","msgid":"<20230301144756.1847278-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:46","name":"[v6,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/mbox/"},{"id":62934,"url":"https://patchwork.plctlab.org/api/1.2/patches/62934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/","msgid":"<20230301144756.1847278-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:47","name":"[v6,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/mbox/"},{"id":62935,"url":"https://patchwork.plctlab.org/api/1.2/patches/62935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/","msgid":"<20230301144756.1847278-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:48","name":"[v6,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/mbox/"},{"id":62933,"url":"https://patchwork.plctlab.org/api/1.2/patches/62933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/","msgid":"<20230301144756.1847278-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:49","name":"[v6,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/mbox/"},{"id":62937,"url":"https://patchwork.plctlab.org/api/1.2/patches/62937/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/","msgid":"<20230301144756.1847278-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:50","name":"[v6,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/mbox/"},{"id":62941,"url":"https://patchwork.plctlab.org/api/1.2/patches/62941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/","msgid":"<20230301144756.1847278-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:51","name":"[v6,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/mbox/"},{"id":62939,"url":"https://patchwork.plctlab.org/api/1.2/patches/62939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/","msgid":"<20230301144756.1847278-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:52","name":"[v6,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/mbox/"},{"id":62940,"url":"https://patchwork.plctlab.org/api/1.2/patches/62940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/","msgid":"<20230301144756.1847278-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:53","name":"[v6,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/mbox/"},{"id":62944,"url":"https://patchwork.plctlab.org/api/1.2/patches/62944/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/","msgid":"<20230301144756.1847278-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:54","name":"[v6,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/mbox/"},{"id":62936,"url":"https://patchwork.plctlab.org/api/1.2/patches/62936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/","msgid":"<20230301144756.1847278-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:55","name":"[v6,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/mbox/"},{"id":62947,"url":"https://patchwork.plctlab.org/api/1.2/patches/62947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/","msgid":"<20230301144756.1847278-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:56","name":"[v6,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/mbox/"},{"id":62967,"url":"https://patchwork.plctlab.org/api/1.2/patches/62967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/","msgid":"<20230301154513.1850449-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:03","name":"[v7,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/mbox/"},{"id":62966,"url":"https://patchwork.plctlab.org/api/1.2/patches/62966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/","msgid":"<20230301154513.1850449-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:04","name":"[v7,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/mbox/"},{"id":62971,"url":"https://patchwork.plctlab.org/api/1.2/patches/62971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/","msgid":"<20230301154513.1850449-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:05","name":"[v7,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/mbox/"},{"id":62973,"url":"https://patchwork.plctlab.org/api/1.2/patches/62973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/","msgid":"<20230301154513.1850449-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:06","name":"[v7,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/mbox/"},{"id":62972,"url":"https://patchwork.plctlab.org/api/1.2/patches/62972/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/","msgid":"<20230301154513.1850449-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:07","name":"[v7,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/mbox/"},{"id":62974,"url":"https://patchwork.plctlab.org/api/1.2/patches/62974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/","msgid":"<20230301154513.1850449-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:08","name":"[v7,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/mbox/"},{"id":62968,"url":"https://patchwork.plctlab.org/api/1.2/patches/62968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/","msgid":"<20230301154513.1850449-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:09","name":"[v7,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/mbox/"},{"id":62994,"url":"https://patchwork.plctlab.org/api/1.2/patches/62994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/","msgid":"<20230301173022.1851188-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:19","name":"[v7,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/mbox/"},{"id":62997,"url":"https://patchwork.plctlab.org/api/1.2/patches/62997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/","msgid":"<20230301173022.1851188-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:20","name":"[v7,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/mbox/"},{"id":62995,"url":"https://patchwork.plctlab.org/api/1.2/patches/62995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/","msgid":"<20230301173022.1851188-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:21","name":"[v7,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/mbox/"},{"id":62996,"url":"https://patchwork.plctlab.org/api/1.2/patches/62996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/","msgid":"<20230301173022.1851188-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:22","name":"[v7,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/mbox/"},{"id":62999,"url":"https://patchwork.plctlab.org/api/1.2/patches/62999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/","msgid":"<20230301174325.1858522-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:15","name":"[v8,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/mbox/"},{"id":63002,"url":"https://patchwork.plctlab.org/api/1.2/patches/63002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/","msgid":"<20230301174325.1858522-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:16","name":"[v8,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/mbox/"},{"id":63000,"url":"https://patchwork.plctlab.org/api/1.2/patches/63000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/","msgid":"<20230301174325.1858522-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:17","name":"[v8,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/mbox/"},{"id":63001,"url":"https://patchwork.plctlab.org/api/1.2/patches/63001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/","msgid":"<20230301174325.1858522-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:18","name":"[v8,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/mbox/"},{"id":63005,"url":"https://patchwork.plctlab.org/api/1.2/patches/63005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/","msgid":"<20230301174325.1858522-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:19","name":"[v8,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/mbox/"},{"id":63006,"url":"https://patchwork.plctlab.org/api/1.2/patches/63006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/","msgid":"<20230301174325.1858522-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:20","name":"[v8,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/mbox/"},{"id":63007,"url":"https://patchwork.plctlab.org/api/1.2/patches/63007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/","msgid":"<20230301174325.1858522-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:21","name":"[v8,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/mbox/"},{"id":63008,"url":"https://patchwork.plctlab.org/api/1.2/patches/63008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/","msgid":"<20230301174325.1858522-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:22","name":"[v8,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/mbox/"},{"id":63010,"url":"https://patchwork.plctlab.org/api/1.2/patches/63010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/","msgid":"<20230301174325.1858522-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:23","name":"[v8,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/mbox/"},{"id":63011,"url":"https://patchwork.plctlab.org/api/1.2/patches/63011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/","msgid":"<20230301174325.1858522-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:24","name":"[v8,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/mbox/"},{"id":63004,"url":"https://patchwork.plctlab.org/api/1.2/patches/63004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/","msgid":"<20230301174325.1858522-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:25","name":"[v8,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/mbox/"},{"id":63103,"url":"https://patchwork.plctlab.org/api/1.2/patches/63103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:29","name":"Using .mri in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/mbox/"},{"id":63104,"url":"https://patchwork.plctlab.org/api/1.2/patches/63104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:58","name":"More bounds checking in macro_expand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/mbox/"},{"id":63167,"url":"https://patchwork.plctlab.org/api/1.2/patches/63167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/","msgid":"<20230302015222.291088-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-02T01:52:22","name":"[v2] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/mbox/"},{"id":63263,"url":"https://patchwork.plctlab.org/api/1.2/patches/63263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/","msgid":"<20230302080137.3346439-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:01:37","name":"elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/mbox/"},{"id":63267,"url":"https://patchwork.plctlab.org/api/1.2/patches/63267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/","msgid":"<20230302081452.3429908-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:14:52","name":"[RESEND] elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/mbox/"},{"id":63360,"url":"https://patchwork.plctlab.org/api/1.2/patches/63360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/","msgid":"<20230302112531.200647-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-02T11:25:31","name":"BPF relocations review / refactoring","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/mbox/"},{"id":63387,"url":"https://patchwork.plctlab.org/api/1.2/patches/63387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-02T12:01:25","name":"Don'\''t write zeros to a gap in the output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/mbox/"},{"id":63554,"url":"https://patchwork.plctlab.org/api/1.2/patches/63554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/","msgid":"<20230302201029.vflqmyjxh7qnyxa3@google.com>","list_archive_url":null,"date":"2023-03-02T20:10:29","name":"[v2] ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/mbox/"},{"id":63555,"url":"https://patchwork.plctlab.org/api/1.2/patches/63555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/","msgid":"<20230302201722.1304941-1-maskray@google.com>","list_archive_url":null,"date":"2023-03-02T20:17:22","name":"[v2] ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/mbox/"},{"id":63603,"url":"https://patchwork.plctlab.org/api/1.2/patches/63603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/","msgid":"<20230302220408.1925678-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:58","name":"[v9,01/11,gdb/testsuite] Fix gdb.rust/watch.exp on ppc64le","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/mbox/"},{"id":63598,"url":"https://patchwork.plctlab.org/api/1.2/patches/63598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/","msgid":"<20230302220408.1925678-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:59","name":"[v9,02/11] Remove value_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/mbox/"},{"id":63607,"url":"https://patchwork.plctlab.org/api/1.2/patches/63607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/","msgid":"<20230302220408.1925678-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:00","name":"[v9,03/11,gdb/testsuite] Fix gdb.python/py-breakpoint.exp timeouts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/mbox/"},{"id":63602,"url":"https://patchwork.plctlab.org/api/1.2/patches/63602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/","msgid":"<20230302220408.1925678-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:01","name":"[v9,04/11] gdb: add HtabPrinter to gdb-gdb.py.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/mbox/"},{"id":63608,"url":"https://patchwork.plctlab.org/api/1.2/patches/63608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/","msgid":"<20230302220408.1925678-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:02","name":"[v9,05/11] Automatic date update in version.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/mbox/"},{"id":63609,"url":"https://patchwork.plctlab.org/api/1.2/patches/63609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/","msgid":"<20230302220408.1925678-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:03","name":"[v9,06/11] Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/mbox/"},{"id":63599,"url":"https://patchwork.plctlab.org/api/1.2/patches/63599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/","msgid":"<20230302220408.1925678-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:04","name":"[v9,07/11] gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/mbox/"},{"id":63610,"url":"https://patchwork.plctlab.org/api/1.2/patches/63610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/","msgid":"<20230302220408.1925678-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:05","name":"[v9,08/11] Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/mbox/"},{"id":63606,"url":"https://patchwork.plctlab.org/api/1.2/patches/63606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/","msgid":"<20230302220408.1925678-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:06","name":"[v9,09/11,gdb/testsuite] Add another xfail case in gdb.python/py-record-btrace.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/mbox/"},{"id":63605,"url":"https://patchwork.plctlab.org/api/1.2/patches/63605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/","msgid":"<20230302220408.1925678-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:07","name":"[v9,10/11] Fix btrace regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/mbox/"},{"id":63601,"url":"https://patchwork.plctlab.org/api/1.2/patches/63601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/","msgid":"<20230302220408.1925678-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:08","name":"[v9,11/11] Fix typo with my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/mbox/"},{"id":63630,"url":"https://patchwork.plctlab.org/api/1.2/patches/63630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/","msgid":"<20230302231051.1928782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:41","name":"[v10,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/mbox/"},{"id":63632,"url":"https://patchwork.plctlab.org/api/1.2/patches/63632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/","msgid":"<20230302231051.1928782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:42","name":"[v10,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/mbox/"},{"id":63635,"url":"https://patchwork.plctlab.org/api/1.2/patches/63635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/","msgid":"<20230302231051.1928782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:43","name":"[v10,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/mbox/"},{"id":63633,"url":"https://patchwork.plctlab.org/api/1.2/patches/63633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/","msgid":"<20230302231051.1928782-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:44","name":"[v10,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/mbox/"},{"id":63631,"url":"https://patchwork.plctlab.org/api/1.2/patches/63631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/","msgid":"<20230302231051.1928782-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:45","name":"[v10,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/mbox/"},{"id":63636,"url":"https://patchwork.plctlab.org/api/1.2/patches/63636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/","msgid":"<20230302231051.1928782-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:46","name":"[v10,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/mbox/"},{"id":63634,"url":"https://patchwork.plctlab.org/api/1.2/patches/63634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/","msgid":"<20230302231051.1928782-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:47","name":"[v10,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/mbox/"},{"id":63640,"url":"https://patchwork.plctlab.org/api/1.2/patches/63640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/","msgid":"<20230302231051.1928782-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:48","name":"[v10,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/mbox/"},{"id":63642,"url":"https://patchwork.plctlab.org/api/1.2/patches/63642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/","msgid":"<20230302231051.1928782-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:49","name":"[v10,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/mbox/"},{"id":63641,"url":"https://patchwork.plctlab.org/api/1.2/patches/63641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/","msgid":"<20230302231051.1928782-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:50","name":"[v10,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/mbox/"},{"id":63644,"url":"https://patchwork.plctlab.org/api/1.2/patches/63644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/","msgid":"<20230302231051.1928782-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:51","name":"[v10,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/mbox/"},{"id":63749,"url":"https://patchwork.plctlab.org/api/1.2/patches/63749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:46:14","name":"binutils coff type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/mbox/"},{"id":63750,"url":"https://patchwork.plctlab.org/api/1.2/patches/63750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:47:11","name":"Tidy type handling in binutils/rdcoff.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/mbox/"},{"id":63885,"url":"https://patchwork.plctlab.org/api/1.2/patches/63885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T12:56:20","name":"[01/18] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/mbox/"},{"id":63887,"url":"https://patchwork.plctlab.org/api/1.2/patches/63887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/","msgid":"<3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:00","name":"[02/18] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/mbox/"},{"id":63889,"url":"https://patchwork.plctlab.org/api/1.2/patches/63889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/","msgid":"<242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:39","name":"[03/18] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/mbox/"},{"id":63892,"url":"https://patchwork.plctlab.org/api/1.2/patches/63892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/","msgid":"<2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:12","name":"[04/18] x86: use set_rex_vrex() also for short-form handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/mbox/"},{"id":63893,"url":"https://patchwork.plctlab.org/api/1.2/patches/63893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/","msgid":"<34990244-84ae-bd27-04c3-1632ad5d7841@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:33","name":"[05/18] x86: move more disp processing out of md_assemble()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/mbox/"},{"id":63895,"url":"https://patchwork.plctlab.org/api/1.2/patches/63895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/","msgid":"<83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com>","list_archive_url":null,"date":"2023-03-03T12:59:23","name":"[06/18] x86-64: adjust REX-prefix part of SSE2AVX test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/mbox/"},{"id":63896,"url":"https://patchwork.plctlab.org/api/1.2/patches/63896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/","msgid":"<462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:05","name":"[07/18] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/mbox/"},{"id":63897,"url":"https://patchwork.plctlab.org/api/1.2/patches/63897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/","msgid":"<7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:50","name":"[08/18] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/mbox/"},{"id":63898,"url":"https://patchwork.plctlab.org/api/1.2/patches/63898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/","msgid":"<5f7617d7-f545-cb43-e133-080abb5ede88@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:14","name":"[09/18] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/mbox/"},{"id":63899,"url":"https://patchwork.plctlab.org/api/1.2/patches/63899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/","msgid":"<42f27545-f571-c78f-415c-50817730faea@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:41","name":"[10/18] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/mbox/"},{"id":63900,"url":"https://patchwork.plctlab.org/api/1.2/patches/63900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:02:44","name":"[11/18] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/mbox/"},{"id":63902,"url":"https://patchwork.plctlab.org/api/1.2/patches/63902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/","msgid":"<689eb629-ad65-4611-2a22-ac0dea62590d@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:17","name":"[12/18] x86: decouple broadcast type and bytes fields","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/mbox/"},{"id":63903,"url":"https://patchwork.plctlab.org/api/1.2/patches/63903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/","msgid":"<3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:51","name":"[13/18] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/mbox/"},{"id":63904,"url":"https://patchwork.plctlab.org/api/1.2/patches/63904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/","msgid":"<433b1d03-2e38-8b3f-be46-c859e678959f@suse.com>","list_archive_url":null,"date":"2023-03-03T13:04:32","name":"[14/18] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/mbox/"},{"id":63905,"url":"https://patchwork.plctlab.org/api/1.2/patches/63905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:05:00","name":"[15/18] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/mbox/"},{"id":63906,"url":"https://patchwork.plctlab.org/api/1.2/patches/63906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/","msgid":"<14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com>","list_archive_url":null,"date":"2023-03-03T13:05:36","name":"[16/18] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/mbox/"},{"id":63907,"url":"https://patchwork.plctlab.org/api/1.2/patches/63907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/","msgid":"<10b9c1df-587e-e788-641b-43ccde48be21@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:25","name":"[17/18] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/mbox/"},{"id":63908,"url":"https://patchwork.plctlab.org/api/1.2/patches/63908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/","msgid":"<390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:56","name":"[RFC,18/18] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/mbox/"},{"id":63958,"url":"https://patchwork.plctlab.org/api/1.2/patches/63958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/","msgid":"<20230303144706.1977061-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:56","name":"[v11,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/mbox/"},{"id":63953,"url":"https://patchwork.plctlab.org/api/1.2/patches/63953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/","msgid":"<20230303144706.1977061-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:57","name":"[v11,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/mbox/"},{"id":63954,"url":"https://patchwork.plctlab.org/api/1.2/patches/63954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/","msgid":"<20230303144706.1977061-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:58","name":"[v11,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/mbox/"},{"id":63966,"url":"https://patchwork.plctlab.org/api/1.2/patches/63966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/","msgid":"<20230303144706.1977061-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:59","name":"[v11,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/mbox/"},{"id":63962,"url":"https://patchwork.plctlab.org/api/1.2/patches/63962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/","msgid":"<20230303144706.1977061-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:00","name":"[v11,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/mbox/"},{"id":63960,"url":"https://patchwork.plctlab.org/api/1.2/patches/63960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/","msgid":"<20230303144706.1977061-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:01","name":"[v11,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/mbox/"},{"id":63964,"url":"https://patchwork.plctlab.org/api/1.2/patches/63964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/","msgid":"<20230303144706.1977061-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:02","name":"[v11,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/mbox/"},{"id":63961,"url":"https://patchwork.plctlab.org/api/1.2/patches/63961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/","msgid":"<20230303144706.1977061-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:03","name":"[v11,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/mbox/"},{"id":63955,"url":"https://patchwork.plctlab.org/api/1.2/patches/63955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/","msgid":"<20230303144706.1977061-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:04","name":"[v11,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/mbox/"},{"id":63967,"url":"https://patchwork.plctlab.org/api/1.2/patches/63967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/","msgid":"<20230303144706.1977061-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:05","name":"[v11,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/mbox/"},{"id":63965,"url":"https://patchwork.plctlab.org/api/1.2/patches/63965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/","msgid":"<20230303144706.1977061-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:06","name":"[v11,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/mbox/"},{"id":64411,"url":"https://patchwork.plctlab.org/api/1.2/patches/64411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:27:44","name":"Correct objdump command line error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/mbox/"},{"id":64412,"url":"https://patchwork.plctlab.org/api/1.2/patches/64412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:12","name":"Move nm.c cached line number info to bfd usrdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/mbox/"},{"id":64413,"url":"https://patchwork.plctlab.org/api/1.2/patches/64413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:47","name":"Downgrade nm fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/mbox/"},{"id":64414,"url":"https://patchwork.plctlab.org/api/1.2/patches/64414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:30:37","name":"Downgrade addr2line fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/mbox/"},{"id":64415,"url":"https://patchwork.plctlab.org/api/1.2/patches/64415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:10","name":"Downgrade objdump fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/mbox/"},{"id":64416,"url":"https://patchwork.plctlab.org/api/1.2/patches/64416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:47","name":"Correct odd loop in ecoff lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/mbox/"},{"id":64418,"url":"https://patchwork.plctlab.org/api/1.2/patches/64418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:16","name":"More _bfd_ecoff_locate_line sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/mbox/"},{"id":64417,"url":"https://patchwork.plctlab.org/api/1.2/patches/64417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:45","name":"PR30198, Assertion and segfault when linking x86_64 elf and coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/mbox/"},{"id":64619,"url":"https://patchwork.plctlab.org/api/1.2/patches/64619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T11:46:27","name":"macho null dereference read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/mbox/"},{"id":64651,"url":"https://patchwork.plctlab.org/api/1.2/patches/64651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/","msgid":"<20230306133158.91917-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:48","name":"[v12,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/mbox/"},{"id":64652,"url":"https://patchwork.plctlab.org/api/1.2/patches/64652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/","msgid":"<20230306133158.91917-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:49","name":"[v12,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/mbox/"},{"id":64653,"url":"https://patchwork.plctlab.org/api/1.2/patches/64653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/","msgid":"<20230306133158.91917-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:50","name":"[v12,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/mbox/"},{"id":64657,"url":"https://patchwork.plctlab.org/api/1.2/patches/64657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/","msgid":"<20230306133158.91917-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:51","name":"[v12,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/mbox/"},{"id":64654,"url":"https://patchwork.plctlab.org/api/1.2/patches/64654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/","msgid":"<20230306133158.91917-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:52","name":"[v12,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/mbox/"},{"id":64655,"url":"https://patchwork.plctlab.org/api/1.2/patches/64655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/","msgid":"<20230306133158.91917-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:53","name":"[v12,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/mbox/"},{"id":64656,"url":"https://patchwork.plctlab.org/api/1.2/patches/64656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/","msgid":"<20230306133158.91917-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:54","name":"[v12,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/mbox/"},{"id":64658,"url":"https://patchwork.plctlab.org/api/1.2/patches/64658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/","msgid":"<20230306133158.91917-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:55","name":"[v12,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/mbox/"},{"id":64661,"url":"https://patchwork.plctlab.org/api/1.2/patches/64661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/","msgid":"<20230306133158.91917-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:56","name":"[v12,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/mbox/"},{"id":64660,"url":"https://patchwork.plctlab.org/api/1.2/patches/64660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/","msgid":"<20230306133158.91917-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:57","name":"[v12,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/mbox/"},{"id":64659,"url":"https://patchwork.plctlab.org/api/1.2/patches/64659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/","msgid":"<20230306133158.91917-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:58","name":"[v12,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/mbox/"},{"id":65273,"url":"https://patchwork.plctlab.org/api/1.2/patches/65273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/","msgid":"<20230307050431.288433-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-07T05:04:31","name":"[Review,is,needed] gprofng: read Dwarf 5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":65986,"url":"https://patchwork.plctlab.org/api/1.2/patches/65986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:14:51","name":"z8 and z80 coff_reloc16_extra_cases sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/mbox/"},{"id":65987,"url":"https://patchwork.plctlab.org/api/1.2/patches/65987/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:15:55","name":"Regen potfiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/mbox/"},{"id":66046,"url":"https://patchwork.plctlab.org/api/1.2/patches/66046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T07:28:51","name":"Tidy pe_ILF_build_a_bfd a little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/mbox/"},{"id":66183,"url":"https://patchwork.plctlab.org/api/1.2/patches/66183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/","msgid":"<20230308125441.356419-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-08T12:54:41","name":"[v1] DIGEST: Disable 64-bit CRC for 32-bit BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/mbox/"},{"id":66328,"url":"https://patchwork.plctlab.org/api/1.2/patches/66328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:07:35","name":"[1/4] gas: drop function pointer parameter from macro_init()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/mbox/"},{"id":66329,"url":"https://patchwork.plctlab.org/api/1.2/patches/66329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:08:17","name":"[2/4] gas: isolate macro_strip_at to macro.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/mbox/"},{"id":66332,"url":"https://patchwork.plctlab.org/api/1.2/patches/66332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/","msgid":"<0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com>","list_archive_url":null,"date":"2023-03-08T16:08:39","name":"[3/4] gas: use flag_mri directly in macro processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/mbox/"},{"id":66336,"url":"https://patchwork.plctlab.org/api/1.2/patches/66336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/","msgid":"<06908d40-8d11-9540-6932-efb4f54dba0f@suse.com>","list_archive_url":null,"date":"2023-03-08T16:09:22","name":"[4/4] gas: expose flag_macro_alternate globally","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/mbox/"},{"id":66649,"url":"https://patchwork.plctlab.org/api/1.2/patches/66649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/","msgid":"<20230309080446.24714-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-09T08:04:46","name":"RISC-V: Segment fault in riscv_elf_append_rela.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/mbox/"},{"id":66827,"url":"https://patchwork.plctlab.org/api/1.2/patches/66827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:16:39","name":"Allow frag address wrapping in absolute section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/mbox/"},{"id":66828,"url":"https://patchwork.plctlab.org/api/1.2/patches/66828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:17:26","name":"objdump: report no section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/mbox/"},{"id":67175,"url":"https://patchwork.plctlab.org/api/1.2/patches/67175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/","msgid":"<20230310000817.751962-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:11","name":"[v1,1/7] SECTOR: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/mbox/"},{"id":67174,"url":"https://patchwork.plctlab.org/api/1.2/patches/67174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/","msgid":"<20230310000817.751962-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:12","name":"[v1,2/7] SECTOR: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/mbox/"},{"id":67177,"url":"https://patchwork.plctlab.org/api/1.2/patches/67177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/","msgid":"<20230310000817.751962-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:13","name":"[v1,3/7] SECTOR: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/mbox/"},{"id":67179,"url":"https://patchwork.plctlab.org/api/1.2/patches/67179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/","msgid":"<20230310000817.751962-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:14","name":"[v1,4/7] SECTOR: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/mbox/"},{"id":67180,"url":"https://patchwork.plctlab.org/api/1.2/patches/67180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/","msgid":"<20230310000817.751962-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:15","name":"[v1,5/7] SECTOR: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/mbox/"},{"id":67176,"url":"https://patchwork.plctlab.org/api/1.2/patches/67176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/","msgid":"<20230310000817.751962-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:16","name":"[v1,6/7] SECTOR: add testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/mbox/"},{"id":67178,"url":"https://patchwork.plctlab.org/api/1.2/patches/67178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/","msgid":"<20230310000817.751962-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:17","name":"[v1,7/7] SECTOR: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/mbox/"},{"id":67202,"url":"https://patchwork.plctlab.org/api/1.2/patches/67202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-10T04:15:23","name":"eh static data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/mbox/"},{"id":67293,"url":"https://patchwork.plctlab.org/api/1.2/patches/67293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:25:27","name":"[v2,1/7] RISC-V: minor effort reduction in relocation specifier parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/mbox/"},{"id":67294,"url":"https://patchwork.plctlab.org/api/1.2/patches/67294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/","msgid":"<366e4dcf-e273-a321-dd38-7adf4212c901@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:00","name":"[v2,2/7] RISC-V: drop \"percent_op\" parameter from my_getOpcodeExpression()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/mbox/"},{"id":67296,"url":"https://patchwork.plctlab.org/api/1.2/patches/67296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/","msgid":"<5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:25","name":"[v2,3/7] RISC-V: avoid redundant and misleading/wrong error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/mbox/"},{"id":67297,"url":"https://patchwork.plctlab.org/api/1.2/patches/67297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:27:05","name":"[v2,4/7] RISC-V: don'\''t recognize bogus relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/mbox/"},{"id":67302,"url":"https://patchwork.plctlab.org/api/1.2/patches/67302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/","msgid":"<89f892c8-e378-b81c-7b13-322a7876a252@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:26","name":"[v2,5/7] RISC-V: relax post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/mbox/"},{"id":67301,"url":"https://patchwork.plctlab.org/api/1.2/patches/67301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/","msgid":"<756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:58","name":"[v2,6/7] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/mbox/"},{"id":67305,"url":"https://patchwork.plctlab.org/api/1.2/patches/67305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/","msgid":"<54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com>","list_archive_url":null,"date":"2023-03-10T09:28:23","name":"[v2,7/7] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/mbox/"},{"id":67308,"url":"https://patchwork.plctlab.org/api/1.2/patches/67308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/","msgid":"<150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com>","list_archive_url":null,"date":"2023-03-10T09:36:31","name":"[RFC] RISC-V: alter the special character used in FAKE_LABEL_NAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/mbox/"},{"id":67313,"url":"https://patchwork.plctlab.org/api/1.2/patches/67313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:43:48","name":"gas: apply md_register_arithmetic also to unary '\''+'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/mbox/"},{"id":67317,"url":"https://patchwork.plctlab.org/api/1.2/patches/67317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/","msgid":"<312cb612-378a-be36-6f6c-62df7313975d@suse.com>","list_archive_url":null,"date":"2023-03-10T10:11:28","name":"x86: drop identifier_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/mbox/"},{"id":67319,"url":"https://patchwork.plctlab.org/api/1.2/patches/67319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/","msgid":"<97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:22","name":"[v2,01/14] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/mbox/"},{"id":67320,"url":"https://patchwork.plctlab.org/api/1.2/patches/67320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/","msgid":"<8df023f9-58a5-dca7-badd-f3354ed18442@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:50","name":"[v2,02/14] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/mbox/"},{"id":67321,"url":"https://patchwork.plctlab.org/api/1.2/patches/67321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/","msgid":"<5771df73-12d8-e880-a051-86c09d6bdb06@suse.com>","list_archive_url":null,"date":"2023-03-10T10:20:26","name":"[v2,03/14] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/mbox/"},{"id":67322,"url":"https://patchwork.plctlab.org/api/1.2/patches/67322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:21:11","name":"[v2,04/14] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/mbox/"},{"id":67325,"url":"https://patchwork.plctlab.org/api/1.2/patches/67325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/","msgid":"<08829d31-820b-7dea-5609-de609bf69aa9@suse.com>","list_archive_url":null,"date":"2023-03-10T10:21:48","name":"[v2,05/14] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/mbox/"},{"id":67323,"url":"https://patchwork.plctlab.org/api/1.2/patches/67323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:22:16","name":"[v2,06/14] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/mbox/"},{"id":67326,"url":"https://patchwork.plctlab.org/api/1.2/patches/67326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/","msgid":"<667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com>","list_archive_url":null,"date":"2023-03-10T10:22:38","name":"[v2,07/14] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/mbox/"},{"id":67327,"url":"https://patchwork.plctlab.org/api/1.2/patches/67327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/","msgid":"<8d917f97-af55-11f3-a9f8-d5a209725336@suse.com>","list_archive_url":null,"date":"2023-03-10T10:23:40","name":"[v2,08/14] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/mbox/"},{"id":67328,"url":"https://patchwork.plctlab.org/api/1.2/patches/67328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/","msgid":"<010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:03","name":"[v2,09/14] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/mbox/"},{"id":67329,"url":"https://patchwork.plctlab.org/api/1.2/patches/67329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/","msgid":"<68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:53","name":"[v2,10/14] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/mbox/"},{"id":67330,"url":"https://patchwork.plctlab.org/api/1.2/patches/67330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:25:43","name":"[v2,11/14] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/mbox/"},{"id":67331,"url":"https://patchwork.plctlab.org/api/1.2/patches/67331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:26:03","name":"[v2,12/14] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/mbox/"},{"id":67332,"url":"https://patchwork.plctlab.org/api/1.2/patches/67332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/","msgid":"<2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com>","list_archive_url":null,"date":"2023-03-10T10:26:44","name":"[v2,13/14] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/mbox/"},{"id":67333,"url":"https://patchwork.plctlab.org/api/1.2/patches/67333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:27:47","name":"[RFC,v2,14/14] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/mbox/"},{"id":68729,"url":"https://patchwork.plctlab.org/api/1.2/patches/68729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/","msgid":"<20230313102216.355828-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-03-13T10:22:16","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/mbox/"},{"id":69242,"url":"https://patchwork.plctlab.org/api/1.2/patches/69242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:22","name":"gas/compress-debug.c init all of strm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/mbox/"},{"id":69243,"url":"https://patchwork.plctlab.org/api/1.2/patches/69243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:46","name":"gas/ecoff.c: don'\''t use zero struct copies to init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/mbox/"},{"id":69245,"url":"https://patchwork.plctlab.org/api/1.2/patches/69245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:09","name":"gas/dwarf2dbg.c init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/mbox/"},{"id":69244,"url":"https://patchwork.plctlab.org/api/1.2/patches/69244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:38","name":"gas .include and .incbin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/mbox/"},{"id":69246,"url":"https://patchwork.plctlab.org/api/1.2/patches/69246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:00","name":"gas/read.c: init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/mbox/"},{"id":69247,"url":"https://patchwork.plctlab.org/api/1.2/patches/69247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:31","name":"Sanity check read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/mbox/"},{"id":69248,"url":"https://patchwork.plctlab.org/api/1.2/patches/69248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:06:24","name":"objdump segfault after symbol table error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/mbox/"},{"id":69845,"url":"https://patchwork.plctlab.org/api/1.2/patches/69845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/","msgid":"<20230314220114.1117782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:12","name":"[v1,1/3] CHIP: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/mbox/"},{"id":69843,"url":"https://patchwork.plctlab.org/api/1.2/patches/69843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/","msgid":"<20230314220114.1117782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:13","name":"[v1,2/3] CHIP: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/mbox/"},{"id":69844,"url":"https://patchwork.plctlab.org/api/1.2/patches/69844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/","msgid":"<20230314220114.1117782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:14","name":"[v1,3/3] CHIP: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/mbox/"},{"id":70532,"url":"https://patchwork.plctlab.org/api/1.2/patches/70532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T00:58:20","name":"PR30217, dynamic relocations using local dynamic symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/mbox/"},{"id":70595,"url":"https://patchwork.plctlab.org/api/1.2/patches/70595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T07:01:08","name":"cpu/mem.opc whitespace tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/mbox/"},{"id":70703,"url":"https://patchwork.plctlab.org/api/1.2/patches/70703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/","msgid":"<20230316101736.482737-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:32","name":"[1/5] configure: add new target aarch64-*-nto*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/mbox/"},{"id":70705,"url":"https://patchwork.plctlab.org/api/1.2/patches/70705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/","msgid":"<20230316101736.482737-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:33","name":"[2/5] readelf: add support for QNT_STACK note subsections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/mbox/"},{"id":70706,"url":"https://patchwork.plctlab.org/api/1.2/patches/70706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/","msgid":"<20230316101736.482737-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:34","name":"[3/5] ld: add support of QNX stack arguments for aarch64nto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/mbox/"},{"id":70704,"url":"https://patchwork.plctlab.org/api/1.2/patches/70704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/","msgid":"<20230316101736.482737-5-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:35","name":"[4/5] ld/testsuite: add aarch64nto to ld-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/mbox/"},{"id":70707,"url":"https://patchwork.plctlab.org/api/1.2/patches/70707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/","msgid":"<20230316101736.482737-6-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:36","name":"[5/5] ld/testsuite: disable ilp32 tests for aarch64-qnx","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/mbox/"},{"id":70782,"url":"https://patchwork.plctlab.org/api/1.2/patches/70782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/","msgid":"<20230316132101.205752-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-03-16T13:21:01","name":"Re: Add --enable-linker-version option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/mbox/"},{"id":71031,"url":"https://patchwork.plctlab.org/api/1.2/patches/71031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/","msgid":"<20230317015323.567132-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-17T01:53:23","name":"RISC-V: Adjust the '\''print_insn'\'' return value of disassembling.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/mbox/"},{"id":71117,"url":"https://patchwork.plctlab.org/api/1.2/patches/71117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/","msgid":"","list_archive_url":null,"date":"2023-03-17T07:50:42","name":"Add support to readelf for the PT_OPENBSD_MUTABLE segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/mbox/"},{"id":71230,"url":"https://patchwork.plctlab.org/api/1.2/patches/71230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:41:27","name":"strange segfault i386-dis.c:9815:28","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/mbox/"},{"id":71234,"url":"https://patchwork.plctlab.org/api/1.2/patches/71234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:45:44","name":"Another source_sh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/mbox/"},{"id":71237,"url":"https://patchwork.plctlab.org/api/1.2/patches/71237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:46:10","name":"mach-o: out of memory in get_dynamic_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/mbox/"},{"id":71244,"url":"https://patchwork.plctlab.org/api/1.2/patches/71244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/","msgid":"<20230317105552.82190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-17T10:55:52","name":"RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/mbox/"},{"id":71345,"url":"https://patchwork.plctlab.org/api/1.2/patches/71345/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:44","name":"[1/2] Reloc howto access broken for BPF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/mbox/"},{"id":71346,"url":"https://patchwork.plctlab.org/api/1.2/patches/71346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-3-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:45","name":"[2/2] Changed ld and gas BPF tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/mbox/"},{"id":71521,"url":"https://patchwork.plctlab.org/api/1.2/patches/71521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/","msgid":"<20230317233448.1832535-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-17T23:34:48","name":"[Review,is,neded] gprofng: Use prototype to call libc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":71749,"url":"https://patchwork.plctlab.org/api/1.2/patches/71749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:02","name":"ctf segfaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/mbox/"},{"id":71751,"url":"https://patchwork.plctlab.org/api/1.2/patches/71751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:44","name":"Another sanity check for read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/mbox/"},{"id":71752,"url":"https://patchwork.plctlab.org/api/1.2/patches/71752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:52:25","name":"rewrite_elf_program_header and want_p_paddr_set_to_zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/mbox/"},{"id":71753,"url":"https://patchwork.plctlab.org/api/1.2/patches/71753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:04","name":"XCOFF archive sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/mbox/"},{"id":71754,"url":"https://patchwork.plctlab.org/api/1.2/patches/71754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:34","name":"Regen ld/po/BLD-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/mbox/"},{"id":71942,"url":"https://patchwork.plctlab.org/api/1.2/patches/71942/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/","msgid":"<20230320033444.2819-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-20T03:34:44","name":"[v2] RISC-V: Fix disassemble fetch fail return value.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/mbox/"},{"id":72083,"url":"https://patchwork.plctlab.org/api/1.2/patches/72083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-20T10:33:27","name":"libctf: unused variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/mbox/"},{"id":72295,"url":"https://patchwork.plctlab.org/api/1.2/patches/72295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/","msgid":"<20230320170313.354203-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-20T17:03:13","name":"x86: Check unbalanced braces in memory reference","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/mbox/"},{"id":72904,"url":"https://patchwork.plctlab.org/api/1.2/patches/72904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/","msgid":"<20230321142839.672428-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:39","name":"[1/3] bfd: aarch64: Refactor stub sizing code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/mbox/"},{"id":72903,"url":"https://patchwork.plctlab.org/api/1.2/patches/72903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/","msgid":"<20230321142848.672474-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:48","name":"[2/3] bfd: aarch64: Fix stubs that may break BTI PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/mbox/"},{"id":72905,"url":"https://patchwork.plctlab.org/api/1.2/patches/72905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/","msgid":"<20230321142857.672520-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:57","name":"[3/3] bfd: aarch64: Optimize BTI stubs PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/mbox/"},{"id":73096,"url":"https://patchwork.plctlab.org/api/1.2/patches/73096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:11","name":"gas: expand_irp memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/mbox/"},{"id":73098,"url":"https://patchwork.plctlab.org/api/1.2/patches/73098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:56","name":"XCOFF: use bfd_coff_close_and_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/mbox/"},{"id":73100,"url":"https://patchwork.plctlab.org/api/1.2/patches/73100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:41:38","name":"PE fake section for C_SECTION syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/mbox/"},{"id":73101,"url":"https://patchwork.plctlab.org/api/1.2/patches/73101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:47:09","name":"PR17910 sym string offset check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/mbox/"},{"id":73102,"url":"https://patchwork.plctlab.org/api/1.2/patches/73102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:48:01","name":"Sanity check coff-sh and coff-mcore sym string offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/mbox/"},{"id":73105,"url":"https://patchwork.plctlab.org/api/1.2/patches/73105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T23:10:52","name":"Remove unnecessary memsets in sframe-dump.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/mbox/"},{"id":73115,"url":"https://patchwork.plctlab.org/api/1.2/patches/73115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-22T00:13:39","name":"coff_get_normalized_symtab bfd_release","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/mbox/"},{"id":73996,"url":"https://patchwork.plctlab.org/api/1.2/patches/73996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/","msgid":"<20230323105959.1449936-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-23T10:59:59","name":"MIPS: fix loongson3 llsc workaround","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/mbox/"},{"id":74094,"url":"https://patchwork.plctlab.org/api/1.2/patches/74094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-23T14:30:15","name":"Arm64/ELF: accept relocations against STN_UNDEF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/mbox/"},{"id":74480,"url":"https://patchwork.plctlab.org/api/1.2/patches/74480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:33:11","name":"Tidy dwarf1 cached section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/mbox/"},{"id":74481,"url":"https://patchwork.plctlab.org/api/1.2/patches/74481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:35:25","name":"Tidy string_ptr increment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/mbox/"},{"id":74544,"url":"https://patchwork.plctlab.org/api/1.2/patches/74544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:22","name":"[1/4] libctf: fix assertion failure with no system qsort_r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/mbox/"},{"id":74545,"url":"https://patchwork.plctlab.org/api/1.2/patches/74545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:23","name":"[2/4] libctf: work around an uninitialized variable warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/mbox/"},{"id":74547,"url":"https://patchwork.plctlab.org/api/1.2/patches/74547/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:24","name":"[3/4] libctf: fix a comment typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/mbox/"},{"id":74546,"url":"https://patchwork.plctlab.org/api/1.2/patches/74546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:25","name":"[4/4] libctf: get the offsets of fields of unnamed structs/unions right","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/mbox/"},{"id":74560,"url":"https://patchwork.plctlab.org/api/1.2/patches/74560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-03-24T14:02:55","name":"[Bug,gold/30187] ld.bfd and ld.gold versions in .comment section of ELF files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/mbox/"},{"id":74795,"url":"https://patchwork.plctlab.org/api/1.2/patches/74795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/","msgid":"<20230325004113.22673-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:11","name":"[1/3] RISC-V: Extract the ld code which are too complicated, and may be reused.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/mbox/"},{"id":74798,"url":"https://patchwork.plctlab.org/api/1.2/patches/74798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/","msgid":"<20230325004113.22673-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:12","name":"[2/3] RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/mbox/"},{"id":74796,"url":"https://patchwork.plctlab.org/api/1.2/patches/74796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/","msgid":"<20230325004113.22673-3-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:13","name":"[3/3] RISC-V: PR28789, Reject R_RISCV_PCREL relocations with ABS symbol in PIC/PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/mbox/"},{"id":75166,"url":"https://patchwork.plctlab.org/api/1.2/patches/75166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/","msgid":"<20230326231111.3207581-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-26T23:11:11","name":"[Review,is,neded] gprofng: 30089 [display text] Invalid number of threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":75242,"url":"https://patchwork.plctlab.org/api/1.2/patches/75242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:06","name":"[RFC,v2,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/mbox/"},{"id":75245,"url":"https://patchwork.plctlab.org/api/1.2/patches/75245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:07","name":"[RFC,v2,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/mbox/"},{"id":75347,"url":"https://patchwork.plctlab.org/api/1.2/patches/75347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:24:01","name":"XCOFF sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/mbox/"},{"id":75348,"url":"https://patchwork.plctlab.org/api/1.2/patches/75348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:25:40","name":"Duplicate DW_AT_call_file leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/mbox/"},{"id":75350,"url":"https://patchwork.plctlab.org/api/1.2/patches/75350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:27:40","name":"coffgrok access of u.auxent.x_sym.x_tagndx.p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/mbox/"},{"id":75351,"url":"https://patchwork.plctlab.org/api/1.2/patches/75351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:28:17","name":"Set proper union selector tag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/mbox/"},{"id":75353,"url":"https://patchwork.plctlab.org/api/1.2/patches/75353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:31:59","name":"Use stdint types in coff internal_auxent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/mbox/"},{"id":75354,"url":"https://patchwork.plctlab.org/api/1.2/patches/75354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:32:42","name":"Remove coff_pointerize_aux table_end param","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/mbox/"},{"id":75355,"url":"https://patchwork.plctlab.org/api/1.2/patches/75355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:33:28","name":"Tidy tc-ppc.c XCOFF auxent access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/mbox/"},{"id":75768,"url":"https://patchwork.plctlab.org/api/1.2/patches/75768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T02:09:20","name":"ubsan: elfnn-aarch64.c:4595:19: runtime error: load of value 190","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/mbox/"},{"id":75974,"url":"https://patchwork.plctlab.org/api/1.2/patches/75974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T10:37:26","name":"Avoid undefined behaviour in m68hc11 md_begin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/mbox/"},{"id":76299,"url":"https://patchwork.plctlab.org/api/1.2/patches/76299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/","msgid":"<20230328230249.274759-2-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:47","name":"[1/3] Add Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/mbox/"},{"id":76298,"url":"https://patchwork.plctlab.org/api/1.2/patches/76298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/","msgid":"<20230328230249.274759-3-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:48","name":"[2/3] Add rotation instructions to allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/mbox/"},{"id":76300,"url":"https://patchwork.plctlab.org/api/1.2/patches/76300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/","msgid":"<20230328230249.274759-4-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:49","name":"[3/3] Adding more instructions to Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/mbox/"},{"id":76303,"url":"https://patchwork.plctlab.org/api/1.2/patches/76303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T23:20:07","name":"ld testsuite CFLAGS_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/mbox/"},{"id":76347,"url":"https://patchwork.plctlab.org/api/1.2/patches/76347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-29T02:50:59","name":"Sanity check section size in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/mbox/"},{"id":76561,"url":"https://patchwork.plctlab.org/api/1.2/patches/76561/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/","msgid":"<2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de>","list_archive_url":null,"date":"2023-03-29T12:44:50","name":"RFC: Add ELF note for description with JSON data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/mbox/"},{"id":76636,"url":"https://patchwork.plctlab.org/api/1.2/patches/76636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/","msgid":"<87v8ijmxjh.fsf@redhat.com>","list_archive_url":null,"date":"2023-03-29T14:39:46","name":"RFC: Can static executables contain relocations against symbols ?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/mbox/"},{"id":76860,"url":"https://patchwork.plctlab.org/api/1.2/patches/76860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T00:08:03","name":"[COMMITTED] Fix typo in ld manual --enable-non-contiguous-regions example","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/mbox/"},{"id":76881,"url":"https://patchwork.plctlab.org/api/1.2/patches/76881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:48:57","name":"Tidy memory on addr2line failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/mbox/"},{"id":76882,"url":"https://patchwork.plctlab.org/api/1.2/patches/76882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:49:29","name":"Tidy leaked objcopy memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/mbox/"},{"id":76887,"url":"https://patchwork.plctlab.org/api/1.2/patches/76887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:50:10","name":"Fix memory leak in bfd_get_debug_link_info_1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/mbox/"},{"id":77007,"url":"https://patchwork.plctlab.org/api/1.2/patches/77007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/","msgid":"<20230330101245.3327499-1-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:12:45","name":"aarch64: Add sme-i16i64 and sme-f64f64 aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/mbox/"},{"id":77019,"url":"https://patchwork.plctlab.org/api/1.2/patches/77019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:17","name":"[01/43] aarch64: Fix PSEL opcode mask","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/mbox/"},{"id":77024,"url":"https://patchwork.plctlab.org/api/1.2/patches/77024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:18","name":"[02/43] aarch64: Restrict range of PRFM opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/mbox/"},{"id":77016,"url":"https://patchwork.plctlab.org/api/1.2/patches/77016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:19","name":"[03/43] aarch64: Fix SVE2 register/immediate distinction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/mbox/"},{"id":77017,"url":"https://patchwork.plctlab.org/api/1.2/patches/77017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:20","name":"[04/43] aarch64: Make SME instructions use F_STRICT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/mbox/"},{"id":77031,"url":"https://patchwork.plctlab.org/api/1.2/patches/77031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:21","name":"[05/43] aarch64: Use aarch64_operand_error more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/mbox/"},{"id":77021,"url":"https://patchwork.plctlab.org/api/1.2/patches/77021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-7-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:22","name":"[06/43] aarch64: Rename REG_TYPE_ZA* to REG_TYPE_ZAT*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/mbox/"},{"id":77018,"url":"https://patchwork.plctlab.org/api/1.2/patches/77018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:23","name":"[07/43] aarch64: Add REG_TYPE_ZATHV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/mbox/"},{"id":77020,"url":"https://patchwork.plctlab.org/api/1.2/patches/77020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-9-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:24","name":"[08/43] aarch64: Move vectype_to_qualifier further up","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/mbox/"},{"id":77022,"url":"https://patchwork.plctlab.org/api/1.2/patches/77022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-10-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:25","name":"[09/43] aarch64: Rework parse_typed_reg interface","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/mbox/"},{"id":77027,"url":"https://patchwork.plctlab.org/api/1.2/patches/77027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:26","name":"[10/43] aarch64: Reuse parse_typed_reg for ZA tiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/mbox/"},{"id":77037,"url":"https://patchwork.plctlab.org/api/1.2/patches/77037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:27","name":"[11/43] aarch64: Consolidate ZA tile range checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/mbox/"},{"id":77034,"url":"https://patchwork.plctlab.org/api/1.2/patches/77034/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-13-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:28","name":"[12/43] aarch64: Treat ZA as a register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/mbox/"},{"id":77029,"url":"https://patchwork.plctlab.org/api/1.2/patches/77029/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:29","name":"[13/43] aarch64: Rename za_tile_vector to za_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/mbox/"},{"id":77043,"url":"https://patchwork.plctlab.org/api/1.2/patches/77043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-15-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:30","name":"[14/43] aarch64: Make indexed_za use 64-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/mbox/"},{"id":77041,"url":"https://patchwork.plctlab.org/api/1.2/patches/77041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-16-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:31","name":"[15/43] aarch64: Pass aarch64_indexed_za to parsers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/mbox/"},{"id":77045,"url":"https://patchwork.plctlab.org/api/1.2/patches/77045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-17-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:32","name":"[16/43] aarch64: Move ZA range checks to aarch64-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/mbox/"},{"id":77048,"url":"https://patchwork.plctlab.org/api/1.2/patches/77048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-18-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:33","name":"[17/43] aarch64: Consolidate ZA slice parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/mbox/"},{"id":77046,"url":"https://patchwork.plctlab.org/api/1.2/patches/77046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-19-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:34","name":"[18/43] aarch64: Commonise index parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/mbox/"},{"id":77053,"url":"https://patchwork.plctlab.org/api/1.2/patches/77053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-20-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:35","name":"[19/43] aarch64: Move w12-w15 range check to libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/mbox/"},{"id":77032,"url":"https://patchwork.plctlab.org/api/1.2/patches/77032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-21-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:36","name":"[20/43] aarch64: Tweak error for missing immediate offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/mbox/"},{"id":77058,"url":"https://patchwork.plctlab.org/api/1.2/patches/77058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-22-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:37","name":"[21/43] aarch64: Tweak errors for base & offset registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/mbox/"},{"id":77056,"url":"https://patchwork.plctlab.org/api/1.2/patches/77056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:38","name":"[22/43] aarch64: Tweak parsing of integer & FP registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/mbox/"},{"id":77052,"url":"https://patchwork.plctlab.org/api/1.2/patches/77052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:39","name":"[23/43] aarch64: Improve errors for malformed register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/mbox/"},{"id":77064,"url":"https://patchwork.plctlab.org/api/1.2/patches/77064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:40","name":"[24/43] aarch64: Try to avoid inappropriate default errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/mbox/"},{"id":77070,"url":"https://patchwork.plctlab.org/api/1.2/patches/77070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:41","name":"[25/43] aarch64: Rework reporting of failed register checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/mbox/"},{"id":77050,"url":"https://patchwork.plctlab.org/api/1.2/patches/77050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-27-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:42","name":"[26/43] aarch64: Update operand_mismatch_kind_names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/mbox/"},{"id":77054,"url":"https://patchwork.plctlab.org/api/1.2/patches/77054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-28-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:43","name":"[27/43] aarch64: Deprioritise AARCH64_OPDE_REG_LIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/mbox/"},{"id":77042,"url":"https://patchwork.plctlab.org/api/1.2/patches/77042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-29-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:44","name":"[28/43] aarch64: Add an error code for out-of-range registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/mbox/"},{"id":77060,"url":"https://patchwork.plctlab.org/api/1.2/patches/77060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-30-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:45","name":"[29/43] aarch64: Commonise checks for index operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/mbox/"},{"id":77066,"url":"https://patchwork.plctlab.org/api/1.2/patches/77066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-31-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:46","name":"[30/43] aarch64: Add an operand class for SVE register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/mbox/"},{"id":77067,"url":"https://patchwork.plctlab.org/api/1.2/patches/77067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-32-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:47","name":"[31/43] aarch64: Make AARCH64_OPDE_REG_LIST take a bitfield","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/mbox/"},{"id":77047,"url":"https://patchwork.plctlab.org/api/1.2/patches/77047/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-33-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:48","name":"[32/43] aarch64: Tweak register list errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/mbox/"},{"id":77072,"url":"https://patchwork.plctlab.org/api/1.2/patches/77072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-34-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:49","name":"[33/43] aarch64: Try to report invalid variants against the closest match","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/mbox/"},{"id":77051,"url":"https://patchwork.plctlab.org/api/1.2/patches/77051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-35-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:50","name":"[34/43] aarch64: Tweak priorities of parsing-related errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/mbox/"},{"id":77079,"url":"https://patchwork.plctlab.org/api/1.2/patches/77079/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-36-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:51","name":"[35/43] aarch64: Rename aarch64-tbl.h OP_SME_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/mbox/"},{"id":77055,"url":"https://patchwork.plctlab.org/api/1.2/patches/77055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-37-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:52","name":"[36/43] aarch64: Reorder some OP_SVE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/mbox/"},{"id":77082,"url":"https://patchwork.plctlab.org/api/1.2/patches/77082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-38-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:53","name":"[37/43] aarch64: Add a aarch64_cpu_supports_inst_p helper","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/mbox/"},{"id":77068,"url":"https://patchwork.plctlab.org/api/1.2/patches/77068/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-39-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:54","name":"[38/43] aarch64: Rename some of GAS'\''s REG_TYPE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/mbox/"},{"id":77073,"url":"https://patchwork.plctlab.org/api/1.2/patches/77073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-40-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:55","name":"[39/43] aarch64: Regularise FLD_* suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/mbox/"},{"id":77084,"url":"https://patchwork.plctlab.org/api/1.2/patches/77084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-41-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:56","name":"[40/43] aarch64: Resync field names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/mbox/"},{"id":77077,"url":"https://patchwork.plctlab.org/api/1.2/patches/77077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-42-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:57","name":"[41/43] aarch64: Sort fields alphanumerically","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/mbox/"},{"id":77063,"url":"https://patchwork.plctlab.org/api/1.2/patches/77063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-43-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:58","name":"[42/43] aarch64: Add support for strided register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/mbox/"},{"id":77078,"url":"https://patchwork.plctlab.org/api/1.2/patches/77078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-44-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:59","name":"[43/43] aarch64: Prefer register ranges & support wrapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/mbox/"},{"id":77086,"url":"https://patchwork.plctlab.org/api/1.2/patches/77086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:16","name":"[01/31] aarch64: Add +sme2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/mbox/"},{"id":77090,"url":"https://patchwork.plctlab.org/api/1.2/patches/77090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:17","name":"[02/31] aarch64: Add a _10 suffix to FLD_imm3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/mbox/"},{"id":77076,"url":"https://patchwork.plctlab.org/api/1.2/patches/77076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:18","name":"[03/31] aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/mbox/"},{"id":77083,"url":"https://patchwork.plctlab.org/api/1.2/patches/77083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:19","name":"[04/31] aarch64: Add support for vgx2 and vgx4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/mbox/"},{"id":77081,"url":"https://patchwork.plctlab.org/api/1.2/patches/77081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:20","name":"[05/31] aarch64; Add support for vector offset ranges","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/mbox/"},{"id":77085,"url":"https://patchwork.plctlab.org/api/1.2/patches/77085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:22","name":"[07/31] aarch64: Add the SME2 MOVA instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/mbox/"},{"id":77071,"url":"https://patchwork.plctlab.org/api/1.2/patches/77071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:25","name":"[10/31] aarch64: Add the SME2 ZT0 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/mbox/"},{"id":77080,"url":"https://patchwork.plctlab.org/api/1.2/patches/77080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:26","name":"[11/31] aarch64: Add the SME2 ADD and SUB instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/mbox/"},{"id":77087,"url":"https://patchwork.plctlab.org/api/1.2/patches/77087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:28","name":"[13/31] aarch64: Add the SME2 FMLA and FMLS instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/mbox/"},{"id":77093,"url":"https://patchwork.plctlab.org/api/1.2/patches/77093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:37","name":"[22/31] aarch64: Add the SME2 saturating conversion instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/mbox/"},{"id":77091,"url":"https://patchwork.plctlab.org/api/1.2/patches/77091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:38","name":"[23/31] aarch64: Add the SME2 shift instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/mbox/"},{"id":77095,"url":"https://patchwork.plctlab.org/api/1.2/patches/77095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:39","name":"[24/31] aarch64: Add the SME2 UNPK instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/mbox/"},{"id":77092,"url":"https://patchwork.plctlab.org/api/1.2/patches/77092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:40","name":"[25/31] aarch64: Add the SME2 UZP and ZIP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/mbox/"},{"id":77097,"url":"https://patchwork.plctlab.org/api/1.2/patches/77097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:27","name":"[RFC,v3,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/mbox/"},{"id":77098,"url":"https://patchwork.plctlab.org/api/1.2/patches/77098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:28","name":"[RFC,v3,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/mbox/"},{"id":77244,"url":"https://patchwork.plctlab.org/api/1.2/patches/77244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T16:02:22","name":"aarch64: Remove stray reglist variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/mbox/"},{"id":77311,"url":"https://patchwork.plctlab.org/api/1.2/patches/77311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/","msgid":"<20230330164214.735462-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-30T16:42:14","name":"lto: Don'\''t add indirect symbols for versioned aliases in IR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/mbox/"},{"id":77350,"url":"https://patchwork.plctlab.org/api/1.2/patches/77350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:37","name":"[RFC,v4,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/mbox/"},{"id":77351,"url":"https://patchwork.plctlab.org/api/1.2/patches/77351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:38","name":"[RFC,v4,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/mbox/"},{"id":77708,"url":"https://patchwork.plctlab.org/api/1.2/patches/77708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:04:54","name":"[1/3] x86: parse_real_register() does not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/mbox/"},{"id":77709,"url":"https://patchwork.plctlab.org/api/1.2/patches/77709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:05:53","name":"[2/3] x86: parse_register() must not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/mbox/"},{"id":77710,"url":"https://patchwork.plctlab.org/api/1.2/patches/77710/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:07:04","name":"[3/3] gas: document that get_symbol_name() can clobber the input buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/mbox/"},{"id":77794,"url":"https://patchwork.plctlab.org/api/1.2/patches/77794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T14:19:21","name":"bfd+ld: when / whether to generate .c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/mbox/"},{"id":20,"url":"https://patchwork.plctlab.org/api/1.2/bundles/20/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-04","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":78307,"url":"https://patchwork.plctlab.org/api/1.2/patches/78307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:22:30","name":"Memory leak in process_abbrev_set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/mbox/"},{"id":78308,"url":"https://patchwork.plctlab.org/api/1.2/patches/78308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:03","name":"rddbg.c stabs FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/mbox/"},{"id":78309,"url":"https://patchwork.plctlab.org/api/1.2/patches/78309/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:33","name":"ubsan: aarch64 parse_vector_reg_list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/mbox/"},{"id":78310,"url":"https://patchwork.plctlab.org/api/1.2/patches/78310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:24:11","name":"asan: heap buffer overflow printing ecoff debug info file name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/mbox/"},{"id":78375,"url":"https://patchwork.plctlab.org/api/1.2/patches/78375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/","msgid":"<20230403071118.2097883-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-03T07:11:18","name":"Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/mbox/"},{"id":78496,"url":"https://patchwork.plctlab.org/api/1.2/patches/78496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/","msgid":"<20230403110635.23391-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-03T11:06:35","name":"[v2] MIPS: the default output fellows triple and with-arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/mbox/"},{"id":78553,"url":"https://patchwork.plctlab.org/api/1.2/patches/78553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-03T13:44:04","name":"asan: csky floatformat_to_double uninitialised value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/mbox/"},{"id":78838,"url":"https://patchwork.plctlab.org/api/1.2/patches/78838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-04T03:49:07","name":"Use bfd_alloc memory for read_debugging_info storage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/mbox/"},{"id":78868,"url":"https://patchwork.plctlab.org/api/1.2/patches/78868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/","msgid":"<9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:15","name":"[1/8] x86: move fetch error handling into a helper function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/mbox/"},{"id":78869,"url":"https://patchwork.plctlab.org/api/1.2/patches/78869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/","msgid":"<39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:37","name":"[2/8] x86: change fetch error handling in top-level function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/mbox/"},{"id":78870,"url":"https://patchwork.plctlab.org/api/1.2/patches/78870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/","msgid":"<838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:59:17","name":"[3/8] x86: change fetch error handling in ckprefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/mbox/"},{"id":78871,"url":"https://patchwork.plctlab.org/api/1.2/patches/78871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T06:59:49","name":"[4/8] x86: change fetch error handling in get_valid_dis386()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/mbox/"},{"id":78872,"url":"https://patchwork.plctlab.org/api/1.2/patches/78872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/","msgid":"<3231104b-ffc0-e471-79be-f18e14c3264e@suse.com>","list_archive_url":null,"date":"2023-04-04T07:00:24","name":"[5/8] x86: change fetch error handling when processing operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/mbox/"},{"id":78873,"url":"https://patchwork.plctlab.org/api/1.2/patches/78873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T07:00:46","name":"[6/8] x86: change fetch error handling for get()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/mbox/"},{"id":78874,"url":"https://patchwork.plctlab.org/api/1.2/patches/78874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/","msgid":"<9375ae85-ac76-2081-547d-55803c97aadf@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:04","name":"[7/8] x86: drop use of setjmp() from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/mbox/"},{"id":78875,"url":"https://patchwork.plctlab.org/api/1.2/patches/78875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/","msgid":"<4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:31","name":"[8/8] x86: drop (explicit) BFD64 dependency from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/mbox/"},{"id":79194,"url":"https://patchwork.plctlab.org/api/1.2/patches/79194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-04-04T15:07:13","name":"bfd: add version check to makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":79999,"url":"https://patchwork.plctlab.org/api/1.2/patches/79999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:09","name":"objcopy write_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/mbox/"},{"id":80000,"url":"https://patchwork.plctlab.org/api/1.2/patches/80000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:37","name":"gas/write.c use better types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/mbox/"},{"id":80002,"url":"https://patchwork.plctlab.org/api/1.2/patches/80002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:24","name":"objdump -g on gcc COFF/PE files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/mbox/"},{"id":80003,"url":"https://patchwork.plctlab.org/api/1.2/patches/80003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:48","name":"objdump print_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/mbox/"},{"id":80108,"url":"https://patchwork.plctlab.org/api/1.2/patches/80108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/","msgid":"<20230406071732.2092853-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-06T07:17:32","name":"[v2] Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/mbox/"},{"id":80642,"url":"https://patchwork.plctlab.org/api/1.2/patches/80642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/","msgid":"<20230407032809.3763561-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-07T03:28:09","name":"x86: Add inval tests for AMX instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/mbox/"},{"id":80675,"url":"https://patchwork.plctlab.org/api/1.2/patches/80675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/","msgid":"<20230407073501.66953-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-04-07T07:35:01","name":"Add unclosed macros.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/mbox/"},{"id":81057,"url":"https://patchwork.plctlab.org/api/1.2/patches/81057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:24","name":"[1/3] libctf, tests: do not assume host and target have identical field offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/mbox/"},{"id":81059,"url":"https://patchwork.plctlab.org/api/1.2/patches/81059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:25","name":"[2/3] libctf: propagate errors from parents correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/mbox/"},{"id":81058,"url":"https://patchwork.plctlab.org/api/1.2/patches/81058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:26","name":"[3/3] libctf, link: fix CU-mapped links with CTF_LINK_EMPTY_CU_MAPPINGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/mbox/"},{"id":81328,"url":"https://patchwork.plctlab.org/api/1.2/patches/81328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/","msgid":"<745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org>","list_archive_url":null,"date":"2023-04-09T22:55:13","name":"bfd: optimize bfd_elf_hash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/mbox/"},{"id":81368,"url":"https://patchwork.plctlab.org/api/1.2/patches/81368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/","msgid":"<20230410065101.822124-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-10T06:51:01","name":"[v3] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/mbox/"},{"id":82223,"url":"https://patchwork.plctlab.org/api/1.2/patches/82223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:09","name":"Comment typo fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/mbox/"},{"id":82224,"url":"https://patchwork.plctlab.org/api/1.2/patches/82224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:44","name":"pe_ILF_object_p and bfd_check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/mbox/"},{"id":82225,"url":"https://patchwork.plctlab.org/api/1.2/patches/82225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:33:14","name":"Fail of x86_64 AMX-COMPLEX insns (Intel disassembly)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/mbox/"},{"id":82226,"url":"https://patchwork.plctlab.org/api/1.2/patches/82226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:34:08","name":"ubsan: dwarf2.c:2232:7: runtime error: index 16 out of bounds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/mbox/"},{"id":82246,"url":"https://patchwork.plctlab.org/api/1.2/patches/82246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T05:11:42","name":"PR30326, uninitialised value in objdump compare_relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/mbox/"},{"id":82545,"url":"https://patchwork.plctlab.org/api/1.2/patches/82545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/","msgid":"<20230412154444.1741657-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-12T15:44:44","name":"[committed] arc: remove faulty instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/mbox/"},{"id":82801,"url":"https://patchwork.plctlab.org/api/1.2/patches/82801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-13T05:40:30","name":"Preserve a few more bfd fields in check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/mbox/"},{"id":82831,"url":"https://patchwork.plctlab.org/api/1.2/patches/82831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/","msgid":"<20230413070544.1961068-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:05:44","name":"[committed] arc: Update GAS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/mbox/"},{"id":82839,"url":"https://patchwork.plctlab.org/api/1.2/patches/82839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/","msgid":"<20230413073144.1973667-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:31:44","name":"[committed] arc: Update ARC'\''s CFI tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/mbox/"},{"id":82843,"url":"https://patchwork.plctlab.org/api/1.2/patches/82843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/","msgid":"<20230413074914.354662-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-04-13T07:49:14","name":"ld: build libdep plugin only when shared library support is enabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/mbox/"},{"id":82854,"url":"https://patchwork.plctlab.org/api/1.2/patches/82854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/","msgid":"<20230413082502.2009382-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T08:25:02","name":"[committed] arc: Update ARC specific linker tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/mbox/"},{"id":82982,"url":"https://patchwork.plctlab.org/api/1.2/patches/82982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/","msgid":"<20230413133654.71247-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-04-13T13:36:54","name":"[RFC,v5] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/mbox/"},{"id":83244,"url":"https://patchwork.plctlab.org/api/1.2/patches/83244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/","msgid":"<20230414061935.1252692-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-14T06:19:35","name":"Symbols with GOT relocatios do not fix adjustbale","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/mbox/"},{"id":83259,"url":"https://patchwork.plctlab.org/api/1.2/patches/83259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/","msgid":"<20230414072046.1639896-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-14T07:20:46","name":"[v3] MIPS: the default output fellows triple","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/mbox/"},{"id":83780,"url":"https://patchwork.plctlab.org/api/1.2/patches/83780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416005921.3061576-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T00:59:21","name":"[Review,is,neded] gprofng: Update documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":83922,"url":"https://patchwork.plctlab.org/api/1.2/patches/83922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/","msgid":"","list_archive_url":null,"date":"2023-04-16T19:47:11","name":"[gas,documentation] Describe handling of opcodes for relaxation a bit better","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/mbox/"},{"id":83932,"url":"https://patchwork.plctlab.org/api/1.2/patches/83932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416210122.3363899-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T21:01:22","name":"[Review,is,neded] gprofng: 30360 Seg. Fault when application uses std::thread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":84106,"url":"https://patchwork.plctlab.org/api/1.2/patches/84106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/","msgid":"<20230417095443.73581-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-17T09:54:43","name":"RISC-V: Optimize relaxation of gp with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/mbox/"},{"id":84192,"url":"https://patchwork.plctlab.org/api/1.2/patches/84192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/","msgid":"<20230417121633.68761-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-04-17T12:16:33","name":"RISC-V: Cache the latest mapping symbol and its boundary.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/mbox/"},{"id":84514,"url":"https://patchwork.plctlab.org/api/1.2/patches/84514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:05","name":"objdump buffer overflow in fetch_indexed_string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/mbox/"},{"id":84515,"url":"https://patchwork.plctlab.org/api/1.2/patches/84515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:51","name":"objdump use of uninitialised value in pr_string_field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/mbox/"},{"id":84879,"url":"https://patchwork.plctlab.org/api/1.2/patches/84879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:18","name":"[v4,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/mbox/"},{"id":84880,"url":"https://patchwork.plctlab.org/api/1.2/patches/84880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:19","name":"[v4,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/mbox/"},{"id":84915,"url":"https://patchwork.plctlab.org/api/1.2/patches/84915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-18T15:12:12","name":"section-select: Fix performance problem (PR30367)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/mbox/"},{"id":85574,"url":"https://patchwork.plctlab.org/api/1.2/patches/85574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:20","name":"[COMMITTED,1/6] gas: sframe: use ATTRIBUTE_UNUSED consistently","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/mbox/"},{"id":85578,"url":"https://patchwork.plctlab.org/api/1.2/patches/85578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:21","name":"[COMMITTED,2/6] gas: sframe: fix comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/mbox/"},{"id":85575,"url":"https://patchwork.plctlab.org/api/1.2/patches/85575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:22","name":"[COMMITTED,3/6] libsframe: use return type of bool for predicate functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/mbox/"},{"id":85577,"url":"https://patchwork.plctlab.org/api/1.2/patches/85577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:23","name":"[COMMITTED,4/6] sframe: correct some typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/mbox/"},{"id":85576,"url":"https://patchwork.plctlab.org/api/1.2/patches/85576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:24","name":"[COMMITTED,5/6] libsframe: use consistent function argument names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/mbox/"},{"id":85579,"url":"https://patchwork.plctlab.org/api/1.2/patches/85579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:25","name":"[COMMITTED,6/6] libsframe: minor formatting fixes in sframe_encoder_write_fre","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/mbox/"},{"id":85638,"url":"https://patchwork.plctlab.org/api/1.2/patches/85638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:05:15","name":"buffer overflow in print_symname","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/mbox/"},{"id":85639,"url":"https://patchwork.plctlab.org/api/1.2/patches/85639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:07:34","name":"Yet another out-of-memory fuzzed object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/mbox/"},{"id":85640,"url":"https://patchwork.plctlab.org/api/1.2/patches/85640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:08:12","name":"ubsan: signed integer overflow in display_debug_lines_raw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/mbox/"},{"id":85641,"url":"https://patchwork.plctlab.org/api/1.2/patches/85641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:10:02","name":"PR30343 infrastructure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/mbox/"},{"id":85642,"url":"https://patchwork.plctlab.org/api/1.2/patches/85642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:11:16","name":"sh4-linux segfaults running ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/mbox/"},{"id":85912,"url":"https://patchwork.plctlab.org/api/1.2/patches/85912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:01","name":"[v5,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/mbox/"},{"id":85913,"url":"https://patchwork.plctlab.org/api/1.2/patches/85913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:02","name":"[v5,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/mbox/"},{"id":86103,"url":"https://patchwork.plctlab.org/api/1.2/patches/86103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:38:55","name":"Delete struct artdata archive_head","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/mbox/"},{"id":86104,"url":"https://patchwork.plctlab.org/api/1.2/patches/86104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:49:25","name":"Keeping track of rs6000-coff archive element pointers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/mbox/"},{"id":86139,"url":"https://patchwork.plctlab.org/api/1.2/patches/86139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/","msgid":"<72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com>","list_archive_url":null,"date":"2023-04-21T05:53:28","name":"ld: add missing period after @xref","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/mbox/"},{"id":86171,"url":"https://patchwork.plctlab.org/api/1.2/patches/86171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/","msgid":"<20230421082839.41542-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:38","name":"[1/2] RISC-V: Relax R_RISCV_[PCREL_]LO12_I/S to R_RISCV_GPREL_I/S for undefined weak.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/mbox/"},{"id":86170,"url":"https://patchwork.plctlab.org/api/1.2/patches/86170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/","msgid":"<20230421082839.41542-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:39","name":"[2/2] RISC-V: Enable x0 base relaxation for relax_pc even if --no-relax-gp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/mbox/"},{"id":86203,"url":"https://patchwork.plctlab.org/api/1.2/patches/86203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/","msgid":"<20230421094346.3017667-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-21T09:43:46","name":"LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/mbox/"},{"id":86214,"url":"https://patchwork.plctlab.org/api/1.2/patches/86214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-21T10:05:16","name":"bfd: fix STRICT_PE_FORMAT build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/mbox/"},{"id":86221,"url":"https://patchwork.plctlab.org/api/1.2/patches/86221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/","msgid":"<0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:23","name":"[1/2] x86: rework AMX multiplication insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/mbox/"},{"id":86222,"url":"https://patchwork.plctlab.org/api/1.2/patches/86222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/","msgid":"<657c81bd-2182-c663-04a4-c5e6962531ea@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:59","name":"[2/2] x86: rework AMX control insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/mbox/"},{"id":86240,"url":"https://patchwork.plctlab.org/api/1.2/patches/86240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/","msgid":"<335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com>","list_archive_url":null,"date":"2023-04-21T10:26:15","name":"gas: move shift count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/mbox/"},{"id":86274,"url":"https://patchwork.plctlab.org/api/1.2/patches/86274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/","msgid":"<4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com>","list_archive_url":null,"date":"2023-04-21T12:17:54","name":"gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/mbox/"},{"id":86301,"url":"https://patchwork.plctlab.org/api/1.2/patches/86301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/","msgid":"<20230421130802.2964785-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-04-21T13:08:02","name":"Fix -Wmaybe-uninitialized warning in opcodes/i386-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/mbox/"},{"id":86651,"url":"https://patchwork.plctlab.org/api/1.2/patches/86651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/","msgid":"<20230423015546.2664272-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-23T01:55:46","name":"[v1] LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/mbox/"},{"id":86786,"url":"https://patchwork.plctlab.org/api/1.2/patches/86786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/","msgid":"<20230423173021.582102-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-04-23T17:30:21","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/mbox/"},{"id":86885,"url":"https://patchwork.plctlab.org/api/1.2/patches/86885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:34:27","name":"[1/3] x86: work around compiler diagnosing dangling pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/mbox/"},{"id":86886,"url":"https://patchwork.plctlab.org/api/1.2/patches/86886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:05","name":"[2/3] x86: limit data passed to prefix_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/mbox/"},{"id":86887,"url":"https://patchwork.plctlab.org/api/1.2/patches/86887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:28","name":"[3/3] x86: limit data passed to i386_dis_printf()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/mbox/"},{"id":86999,"url":"https://patchwork.plctlab.org/api/1.2/patches/86999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:31:52","name":"objcopy of archives tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/mbox/"},{"id":87000,"url":"https://patchwork.plctlab.org/api/1.2/patches/87000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:32:50","name":"asan: segfault in coff_mangle_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/mbox/"},{"id":87259,"url":"https://patchwork.plctlab.org/api/1.2/patches/87259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/","msgid":"<20230425065626.3587754-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-25T06:56:26","name":"MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/mbox/"},{"id":87491,"url":"https://patchwork.plctlab.org/api/1.2/patches/87491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-25T16:48:11","name":"optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/mbox/"},{"id":87591,"url":"https://patchwork.plctlab.org/api/1.2/patches/87591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:33:38","name":"Avoid another -Werror=dangling-pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/mbox/"},{"id":87592,"url":"https://patchwork.plctlab.org/api/1.2/patches/87592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:35:10","name":"binutils runtest $CC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/mbox/"},{"id":87598,"url":"https://patchwork.plctlab.org/api/1.2/patches/87598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T04:39:46","name":"i386-dis.c UB shift and other tidies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/mbox/"},{"id":87791,"url":"https://patchwork.plctlab.org/api/1.2/patches/87791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:39","name":"[v2,1/2] MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/mbox/"},{"id":87792,"url":"https://patchwork.plctlab.org/api/1.2/patches/87792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:40","name":"[v2,2/2] MIPS: sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/mbox/"},{"id":87865,"url":"https://patchwork.plctlab.org/api/1.2/patches/87865/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/","msgid":"<5aebce50-8b8a-26ee-b452-d9164668c145@suse.com>","list_archive_url":null,"date":"2023-04-26T13:15:38","name":"x86/Intel: reduce ELF/PE conditional scope in x86_cons()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/mbox/"},{"id":87876,"url":"https://patchwork.plctlab.org/api/1.2/patches/87876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-26T14:16:55","name":"Fix PR30358, performance with --sort-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/mbox/"},{"id":87921,"url":"https://patchwork.plctlab.org/api/1.2/patches/87921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:21","name":"[COMMITTED,1/3] gas: support for the BPF pseudo-c assembly syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/mbox/"},{"id":87924,"url":"https://patchwork.plctlab.org/api/1.2/patches/87924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:22","name":"[COMMITTED,2/3] gas: BPF pseudo-c syntax tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/mbox/"},{"id":87922,"url":"https://patchwork.plctlab.org/api/1.2/patches/87922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:23","name":"[COMMITTED,3/3] gas: documentation for the BPF pseudo-c asm syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/mbox/"},{"id":87976,"url":"https://patchwork.plctlab.org/api/1.2/patches/87976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/","msgid":"<9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com>","list_archive_url":null,"date":"2023-04-26T20:28:40","name":"[committed] RISC-V: XVentanaCondops support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/mbox/"},{"id":88220,"url":"https://patchwork.plctlab.org/api/1.2/patches/88220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/","msgid":"<87354lr0sz.fsf@redhat.com>","list_archive_url":null,"date":"2023-04-27T12:01:48","name":"Commit: ld: Add ability to print hex values in the linker map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/mbox/"},{"id":88258,"url":"https://patchwork.plctlab.org/api/1.2/patches/88258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/","msgid":"<20230427125607.362035-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-04-27T12:56:07","name":"gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/mbox/"},{"id":88359,"url":"https://patchwork.plctlab.org/api/1.2/patches/88359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T18:24:48","name":"make coff_compute_checksum faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/mbox/"},{"id":88408,"url":"https://patchwork.plctlab.org/api/1.2/patches/88408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T23:35:20","name":"make ar faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/mbox/"},{"id":88459,"url":"https://patchwork.plctlab.org/api/1.2/patches/88459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:14:51","name":"Make bfd_byte an int8_t, flagword a uint32_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/mbox/"},{"id":88460,"url":"https://patchwork.plctlab.org/api/1.2/patches/88460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:15:20","name":"Remove deprecated bfd_read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/mbox/"},{"id":88639,"url":"https://patchwork.plctlab.org/api/1.2/patches/88639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-28T12:57:30","name":"RISC-V: tighten post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/mbox/"},{"id":88872,"url":"https://patchwork.plctlab.org/api/1.2/patches/88872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-29T11:19:26","name":"add section caches to coff_data_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/mbox/"},{"id":88907,"url":"https://patchwork.plctlab.org/api/1.2/patches/88907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/","msgid":"<541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de>","list_archive_url":null,"date":"2023-04-30T10:16:23","name":"[gas,documentation] Some additional testsuite info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/mbox/"},{"id":22,"url":"https://patchwork.plctlab.org/api/1.2/bundles/22/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-05","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":89293,"url":"https://patchwork.plctlab.org/api/1.2/patches/89293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/","msgid":"<3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com>","list_archive_url":null,"date":"2023-05-02T09:04:28","name":"[v2] gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/mbox/"},{"id":89429,"url":"https://patchwork.plctlab.org/api/1.2/patches/89429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/","msgid":"<3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com>","list_archive_url":null,"date":"2023-05-02T17:19:14","name":"[RFC] Linker plugin - extend API for offloading corner case (aka: LDPT_REGISTER_CLAIM_FILE_HOOK_V2 linker plugin hook [GCC PR109128])","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/mbox/"},{"id":89523,"url":"https://patchwork.plctlab.org/api/1.2/patches/89523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T00:00:08","name":"_bfd_mips_elf_lo16_reloc vallo comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/mbox/"},{"id":89569,"url":"https://patchwork.plctlab.org/api/1.2/patches/89569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:11","name":"Change signature of bfd crc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/mbox/"},{"id":89570,"url":"https://patchwork.plctlab.org/api/1.2/patches/89570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:42","name":"libbfc.c: Use stdint types for unsigned char and unsigned long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/mbox/"},{"id":89571,"url":"https://patchwork.plctlab.org/api/1.2/patches/89571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:09","name":"hash.c: replace some unsigned long with unsigned int","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/mbox/"},{"id":89572,"url":"https://patchwork.plctlab.org/api/1.2/patches/89572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:48","name":"Move bfd_elf_bfd_from_remote_memory to opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/mbox/"},{"id":89573,"url":"https://patchwork.plctlab.org/api/1.2/patches/89573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:03:18","name":"Move bfd_alloc, bfd_zalloc and bfd_release to libbfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/mbox/"},{"id":89574,"url":"https://patchwork.plctlab.org/api/1.2/patches/89574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:04:49","name":"Generated docs and include files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/mbox/"},{"id":89577,"url":"https://patchwork.plctlab.org/api/1.2/patches/89577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:34:48","name":"Remove unused args from bfd_make_debug_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/mbox/"},{"id":89732,"url":"https://patchwork.plctlab.org/api/1.2/patches/89732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/","msgid":"<20230503120210.564966-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-05-03T12:02:10","name":"[v2] gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/mbox/"},{"id":89794,"url":"https://patchwork.plctlab.org/api/1.2/patches/89794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/","msgid":"<20230503171124.6710-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-05-03T17:11:24","name":"ld: pru: Place exception-handling sections correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/mbox/"},{"id":89976,"url":"https://patchwork.plctlab.org/api/1.2/patches/89976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/","msgid":"<20230504081452.50748-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T08:14:52","name":"RISC-V: Minor improvements for dis-assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/mbox/"},{"id":90003,"url":"https://patchwork.plctlab.org/api/1.2/patches/90003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/","msgid":"<20230504090850.91004-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T09:08:50","name":"[PR,ld/22263,PR,ld/25694] RISC-V: Avoid dynamic TLS relocs in PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/mbox/"},{"id":90380,"url":"https://patchwork.plctlab.org/api/1.2/patches/90380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/","msgid":"<20230505092316.1046472-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-05T09:23:16","name":"[v5] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":90383,"url":"https://patchwork.plctlab.org/api/1.2/patches/90383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/","msgid":"<20230505092716.885338-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-05T09:27:16","name":"gas: documents .gnu_attribute Tag_GNU_MIPS_ABI_MSA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/mbox/"},{"id":90408,"url":"https://patchwork.plctlab.org/api/1.2/patches/90408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T11:10:21","name":"x86: slightly simplify i386_parse_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/mbox/"},{"id":90410,"url":"https://patchwork.plctlab.org/api/1.2/patches/90410/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/","msgid":"<52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com>","list_archive_url":null,"date":"2023-05-05T11:12:44","name":"[1/2] x86: move get() disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/mbox/"},{"id":90411,"url":"https://patchwork.plctlab.org/api/1.2/patches/90411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/","msgid":"<666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com>","list_archive_url":null,"date":"2023-05-05T11:13:10","name":"[2/2] x86: move a few more disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/mbox/"},{"id":90430,"url":"https://patchwork.plctlab.org/api/1.2/patches/90430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/","msgid":"<4735d366-fe31-0092-2edc-d166184b8567@suse.com>","list_archive_url":null,"date":"2023-05-05T12:51:05","name":"[1/2] x86: don'\''t recognize quoted symbol names as registers or operators","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/mbox/"},{"id":90431,"url":"https://patchwork.plctlab.org/api/1.2/patches/90431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/","msgid":"<9d0f914a-5668-a09b-5993-16a2270cf059@suse.com>","list_archive_url":null,"date":"2023-05-05T12:52:02","name":"[2/2] x86/Intel: address quoted-symbol related FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/mbox/"},{"id":90432,"url":"https://patchwork.plctlab.org/api/1.2/patches/90432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/","msgid":"<168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:10","name":"[1/4] x86: tighten extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/mbox/"},{"id":90434,"url":"https://patchwork.plctlab.org/api/1.2/patches/90434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/","msgid":"<905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:57","name":"[2/4] gas: maintain O_constant signedness in more cases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/mbox/"},{"id":90435,"url":"https://patchwork.plctlab.org/api/1.2/patches/90435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T13:03:57","name":"[3/4] gas: invoke md_optimize_expr() also for unary expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/mbox/"},{"id":90436,"url":"https://patchwork.plctlab.org/api/1.2/patches/90436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/","msgid":"<4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com>","list_archive_url":null,"date":"2023-05-05T13:04:37","name":"[4/4] x86: further adjust extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/mbox/"},{"id":90707,"url":"https://patchwork.plctlab.org/api/1.2/patches/90707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/","msgid":"<20230506083718.3669965-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-06T08:37:18","name":"MIPS: gas: alter 64 or 32 for r6 triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/mbox/"},{"id":90756,"url":"https://patchwork.plctlab.org/api/1.2/patches/90756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-06T13:11:56","name":"Fix a typo in the README of binutils","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":90933,"url":"https://patchwork.plctlab.org/api/1.2/patches/90933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:34:37","name":"PR30343, LTO ignores linker reference to _pei386_runtime_relocator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/mbox/"},{"id":90934,"url":"https://patchwork.plctlab.org/api/1.2/patches/90934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:35:13","name":"pe.em and pep.em make_import_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/mbox/"},{"id":91322,"url":"https://patchwork.plctlab.org/api/1.2/patches/91322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/","msgid":"<20230509003247.24156-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:46","name":"[1/2] pdb: Allow loading by gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/mbox/"},{"id":91323,"url":"https://patchwork.plctlab.org/api/1.2/patches/91323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/","msgid":"<20230509003247.24156-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:47","name":"[2/2] gdb: Allow reading of enum definitions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/mbox/"},{"id":91360,"url":"https://patchwork.plctlab.org/api/1.2/patches/91360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T03:56:43","name":"alpha-vms reloc sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/mbox/"},{"id":91405,"url":"https://patchwork.plctlab.org/api/1.2/patches/91405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T07:48:58","name":"stack overflow in debug_write_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/mbox/"},{"id":92148,"url":"https://patchwork.plctlab.org/api/1.2/patches/92148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-05-10T14:04:27","name":"PR30437 aarch64: make RELA relocs idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/mbox/"},{"id":92153,"url":"https://patchwork.plctlab.org/api/1.2/patches/92153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-2-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:27","name":"[v6,1/3] BFD changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92154,"url":"https://patchwork.plctlab.org/api/1.2/patches/92154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-3-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:28","name":"[v6,2/3] Opcodes changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92152,"url":"https://patchwork.plctlab.org/api/1.2/patches/92152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-4-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:29","name":"[v6,3/3] Readelf for nanoMIPS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92359,"url":"https://patchwork.plctlab.org/api/1.2/patches/92359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/","msgid":"<243D0799-E3D0-4938-A438-DD8725593F67@free.fr>","list_archive_url":null,"date":"2023-05-11T05:28:58","name":"pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/mbox/"},{"id":92467,"url":"https://patchwork.plctlab.org/api/1.2/patches/92467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/","msgid":"<20230511100354.3995358-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-11T10:03:54","name":"LoongArch: Fix PLT entry generate bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/mbox/"},{"id":92629,"url":"https://patchwork.plctlab.org/api/1.2/patches/92629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:48","name":"[1/4] opcodes: use CGEN_INSN_LGUINT for base instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/mbox/"},{"id":92630,"url":"https://patchwork.plctlab.org/api/1.2/patches/92630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:49","name":"[2/4] cpu: add V3 BPF atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/mbox/"},{"id":92634,"url":"https://patchwork.plctlab.org/api/1.2/patches/92634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-4-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:50","name":"[3/4] gas: add tests for BPF V3 atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/mbox/"},{"id":92637,"url":"https://patchwork.plctlab.org/api/1.2/patches/92637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-5-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:51","name":"[4/4] gas: document V3 BPF atomic instructions in the GAS manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/mbox/"},{"id":92848,"url":"https://patchwork.plctlab.org/api/1.2/patches/92848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/","msgid":"<20230511210232.1491265-1-goldstein.w.n@gmail.com>","list_archive_url":null,"date":"2023-05-11T21:02:32","name":"[v1] gold: Make '\''--section-ordering-file'\'' also specifiable in env variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/mbox/"},{"id":92935,"url":"https://patchwork.plctlab.org/api/1.2/patches/92935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/","msgid":"","list_archive_url":null,"date":"2023-05-12T03:44:43","name":"[RFC] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/mbox/"},{"id":92974,"url":"https://patchwork.plctlab.org/api/1.2/patches/92974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:17","name":"[1/4] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/mbox/"},{"id":92976,"url":"https://patchwork.plctlab.org/api/1.2/patches/92976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:18","name":"[2/4] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/mbox/"},{"id":92978,"url":"https://patchwork.plctlab.org/api/1.2/patches/92978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:19","name":"[3/4] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/mbox/"},{"id":92975,"url":"https://patchwork.plctlab.org/api/1.2/patches/92975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:20","name":"[4/4] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/mbox/"},{"id":93018,"url":"https://patchwork.plctlab.org/api/1.2/patches/93018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/","msgid":"<20230512091558.83523-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-12T09:15:58","name":"RISC-V: PR27566, consider ELF_MAXPAGESIZE/COMMONPAGESIZE for gp relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/mbox/"},{"id":93504,"url":"https://patchwork.plctlab.org/api/1.2/patches/93504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:13:50","name":"PR28902, -T script with INSERT ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/mbox/"},{"id":93505,"url":"https://patchwork.plctlab.org/api/1.2/patches/93505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:18:01","name":"PR28955 mips gas segfault","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/mbox/"},{"id":93544,"url":"https://patchwork.plctlab.org/api/1.2/patches/93544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230513172938.2831329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-13T17:29:38","name":"[Review,is,neded] gprofng: include a new function in the right place","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":93971,"url":"https://patchwork.plctlab.org/api/1.2/patches/93971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-15T08:50:27","name":"Decorated symbols in import libs (BUG 30421)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/mbox/"},{"id":94420,"url":"https://patchwork.plctlab.org/api/1.2/patches/94420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:22","name":"[v2,1/5] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/mbox/"},{"id":94421,"url":"https://patchwork.plctlab.org/api/1.2/patches/94421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:23","name":"[v2,2/5] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/mbox/"},{"id":94425,"url":"https://patchwork.plctlab.org/api/1.2/patches/94425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:24","name":"[v2,3/5] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/mbox/"},{"id":94423,"url":"https://patchwork.plctlab.org/api/1.2/patches/94423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:25","name":"[v2,4/5] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/mbox/"},{"id":94424,"url":"https://patchwork.plctlab.org/api/1.2/patches/94424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:26","name":"[v2,5/5] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/mbox/"},{"id":94985,"url":"https://patchwork.plctlab.org/api/1.2/patches/94985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-16T23:54:01","name":"gcc-4.5 build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/mbox/"},{"id":94992,"url":"https://patchwork.plctlab.org/api/1.2/patches/94992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T00:52:55","name":"PR29189, dlltool delaylibs corrupt float/double arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/mbox/"},{"id":94997,"url":"https://patchwork.plctlab.org/api/1.2/patches/94997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T01:51:15","name":"PR29961, plugin-api.h: \"Could not detect architecture endianess\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/mbox/"},{"id":95160,"url":"https://patchwork.plctlab.org/api/1.2/patches/95160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/","msgid":"<61663a6c-a5a4-812a-1110-06e0122aabba@suse.com>","list_archive_url":null,"date":"2023-05-17T11:00:04","name":"x86: permit all relational operators in insn operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/mbox/"},{"id":95625,"url":"https://patchwork.plctlab.org/api/1.2/patches/95625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-18T02:52:47","name":"PR11601, Solaris assembler compatibility doesn'\''t work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/mbox/"},{"id":95637,"url":"https://patchwork.plctlab.org/api/1.2/patches/95637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/","msgid":"<20230518034102.1747564-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-18T03:41:02","name":"Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/mbox/"},{"id":95667,"url":"https://patchwork.plctlab.org/api/1.2/patches/95667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:24","name":"[COMMITTED] libsframe: testsuite: add new tests for sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/mbox/"},{"id":95668,"url":"https://patchwork.plctlab.org/api/1.2/patches/95668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:25","name":"[COMMITTED] libsframe: testsuite: add tests for sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/mbox/"},{"id":95674,"url":"https://patchwork.plctlab.org/api/1.2/patches/95674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/","msgid":"<20230518065950.6166-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-18T06:59:50","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/mbox/"},{"id":95717,"url":"https://patchwork.plctlab.org/api/1.2/patches/95717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/","msgid":"<20230518085739.2195035-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-05-18T08:57:50","name":"Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/mbox/"},{"id":95721,"url":"https://patchwork.plctlab.org/api/1.2/patches/95721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/","msgid":"<20230518092246.2450-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-18T09:22:46","name":"RISC-V: Support subtraction of .uleb128.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/mbox/"},{"id":96167,"url":"https://patchwork.plctlab.org/api/1.2/patches/96167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/","msgid":"<20230519021448.30120-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-19T02:14:48","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/mbox/"},{"id":96176,"url":"https://patchwork.plctlab.org/api/1.2/patches/96176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-2-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:32","name":"[RFC,1/4] RISC-V : Remove checking when -march=rv64XX and -mabi=ilp32X","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/mbox/"},{"id":96178,"url":"https://patchwork.plctlab.org/api/1.2/patches/96178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-3-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:33","name":"[RFC,2/4] RISC-V : Add support for rv64 arch using ilp32 abi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/mbox/"},{"id":96177,"url":"https://patchwork.plctlab.org/api/1.2/patches/96177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-4-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:34","name":"[RFC,3/4] RISC-V : Add rv64 ilp32 support in disassemble","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/mbox/"},{"id":96180,"url":"https://patchwork.plctlab.org/api/1.2/patches/96180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-5-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:35","name":"[RFC,4/4] gdb/riscv : Add rv64 ilp32 support in gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/mbox/"},{"id":96420,"url":"https://patchwork.plctlab.org/api/1.2/patches/96420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/","msgid":"<54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com>","list_archive_url":null,"date":"2023-05-19T13:24:05","name":"ld: drop stray blank from ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/mbox/"},{"id":96421,"url":"https://patchwork.plctlab.org/api/1.2/patches/96421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:30:57","name":"[1/2] x86: de-duplicate operand_special_chars[] wrt extra_symbol_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/mbox/"},{"id":96422,"url":"https://patchwork.plctlab.org/api/1.2/patches/96422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/","msgid":"<83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com>","list_archive_url":null,"date":"2023-05-19T13:31:28","name":"[2/2] x86: figure braces aren'\''t really part of mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/mbox/"},{"id":96432,"url":"https://patchwork.plctlab.org/api/1.2/patches/96432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/","msgid":"<4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com>","list_archive_url":null,"date":"2023-05-19T13:51:24","name":"[1/4] x86: split gas testsuite .exp file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/mbox/"},{"id":96433,"url":"https://patchwork.plctlab.org/api/1.2/patches/96433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:51:57","name":"[2/4] x86-64: conditionalize tests using --32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/mbox/"},{"id":96434,"url":"https://patchwork.plctlab.org/api/1.2/patches/96434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/","msgid":"<778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com>","list_archive_url":null,"date":"2023-05-19T13:52:18","name":"[3/4] x86-64: improve gas diagnostic when no 32-bit target is configured","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/mbox/"},{"id":96435,"url":"https://patchwork.plctlab.org/api/1.2/patches/96435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:52:57","name":"[4/4] iamcu: suppress tests which can'\''t possibly work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/mbox/"},{"id":96442,"url":"https://patchwork.plctlab.org/api/1.2/patches/96442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/","msgid":"<2274d914-c77f-37e7-5589-870a647e24a0@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:31","name":"[1/3] x86: use fixed-width type for codep and friends","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/mbox/"},{"id":96443,"url":"https://patchwork.plctlab.org/api/1.2/patches/96443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/","msgid":"<65393035-8006-1a66-deae-70a88ed29077@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:57","name":"[2/3] x86: disassembling over-long insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/mbox/"},{"id":96444,"url":"https://patchwork.plctlab.org/api/1.2/patches/96444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/","msgid":"<51d38635-479f-831f-e678-3da1a1c9acae@suse.com>","list_archive_url":null,"date":"2023-05-19T14:07:25","name":"[3/3] x86: convert two pointers to (indexing) integers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/mbox/"},{"id":96697,"url":"https://patchwork.plctlab.org/api/1.2/patches/96697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:16:59","name":"tic54x set_arch_mach","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/mbox/"},{"id":96698,"url":"https://patchwork.plctlab.org/api/1.2/patches/96698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:18:29","name":"coffcode.h handle_COMDAT tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/mbox/"},{"id":96762,"url":"https://patchwork.plctlab.org/api/1.2/patches/96762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T11:44:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/mbox/"},{"id":96951,"url":"https://patchwork.plctlab.org/api/1.2/patches/96951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:36","name":"[v4,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/mbox/"},{"id":96954,"url":"https://patchwork.plctlab.org/api/1.2/patches/96954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:37","name":"[v4,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/mbox/"},{"id":96952,"url":"https://patchwork.plctlab.org/api/1.2/patches/96952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:38","name":"[v4,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/mbox/"},{"id":96955,"url":"https://patchwork.plctlab.org/api/1.2/patches/96955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:39","name":"[v4,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/mbox/"},{"id":96956,"url":"https://patchwork.plctlab.org/api/1.2/patches/96956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:40","name":"[v4,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/mbox/"},{"id":96957,"url":"https://patchwork.plctlab.org/api/1.2/patches/96957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:41","name":"[v4,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/mbox/"},{"id":97053,"url":"https://patchwork.plctlab.org/api/1.2/patches/97053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/","msgid":"<20230522060030.100976-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:00:30","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/mbox/"},{"id":97056,"url":"https://patchwork.plctlab.org/api/1.2/patches/97056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/","msgid":"<20230522060726.101037-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:07:26","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/mbox/"},{"id":97175,"url":"https://patchwork.plctlab.org/api/1.2/patches/97175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-22T08:38:45","name":"PowerPC64 report number of stub iterations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/mbox/"},{"id":97480,"url":"https://patchwork.plctlab.org/api/1.2/patches/97480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/","msgid":"<20230522142036.199490-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T14:20:36","name":"[v3] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/mbox/"},{"id":97571,"url":"https://patchwork.plctlab.org/api/1.2/patches/97571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/","msgid":"","list_archive_url":null,"date":"2023-05-22T19:48:22","name":"[v2] pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/mbox/"},{"id":99104,"url":"https://patchwork.plctlab.org/api/1.2/patches/99104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/","msgid":"<871qj41iw5.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-25T16:21:46","name":"RFC: Objdump: Dumping PE specific headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/mbox/"},{"id":99146,"url":"https://patchwork.plctlab.org/api/1.2/patches/99146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/","msgid":"<87y1lcxpj0.fsf@igel.home>","list_archive_url":null,"date":"2023-05-25T17:57:23","name":"Remove duplicate definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/mbox/"},{"id":99271,"url":"https://patchwork.plctlab.org/api/1.2/patches/99271/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-26T03:12:14","name":"PR22263 ld test, riscv fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/mbox/"},{"id":99314,"url":"https://patchwork.plctlab.org/api/1.2/patches/99314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:29","name":"[COMMITTED] libsframe: use uint8_t data type for FRE info related stubs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/mbox/"},{"id":99315,"url":"https://patchwork.plctlab.org/api/1.2/patches/99315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:30","name":"[COMMITTED] libsframe: use const char * consistently for immutable FRE buffers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/mbox/"},{"id":99316,"url":"https://patchwork.plctlab.org/api/1.2/patches/99316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:31","name":"[COMMITTED] libsframe: revisit sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/mbox/"},{"id":99317,"url":"https://patchwork.plctlab.org/api/1.2/patches/99317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:32","name":"[COMMITTED] sframe/doc: minor improvements for readability","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/mbox/"},{"id":99387,"url":"https://patchwork.plctlab.org/api/1.2/patches/99387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:28","name":"[v5,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/mbox/"},{"id":99397,"url":"https://patchwork.plctlab.org/api/1.2/patches/99397/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:29","name":"[v5,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/mbox/"},{"id":99391,"url":"https://patchwork.plctlab.org/api/1.2/patches/99391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:30","name":"[v5,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/mbox/"},{"id":99393,"url":"https://patchwork.plctlab.org/api/1.2/patches/99393/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:31","name":"[v5,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/mbox/"},{"id":99385,"url":"https://patchwork.plctlab.org/api/1.2/patches/99385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:32","name":"[v5,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/mbox/"},{"id":99370,"url":"https://patchwork.plctlab.org/api/1.2/patches/99370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:33","name":"[v5,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/mbox/"},{"id":99406,"url":"https://patchwork.plctlab.org/api/1.2/patches/99406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/","msgid":"<20230526082648.1503574-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-05-26T08:26:48","name":"x86: Add Evw to emit w suffix for several instrctions for word ptr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/mbox/"},{"id":99429,"url":"https://patchwork.plctlab.org/api/1.2/patches/99429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/","msgid":"<20230526101358.787593-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-26T10:13:58","name":"Enable x86-64-fred-intel and x86-64-lkgs-intel test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/mbox/"},{"id":99644,"url":"https://patchwork.plctlab.org/api/1.2/patches/99644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195407.2663991-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:54:07","name":"gprofng: 29470 The test suite should be made more flexible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99645,"url":"https://patchwork.plctlab.org/api/1.2/patches/99645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195518.2664720-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:55:18","name":"gprofng: Fix -Wsign-compare warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99734,"url":"https://patchwork.plctlab.org/api/1.2/patches/99734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/","msgid":"<20230527013620.65127-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-27T01:36:20","name":"[PR,ld/22263] RISC-V: Avoid spurious R_RISCV_NONE for pr22263-1 test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/mbox/"},{"id":100526,"url":"https://patchwork.plctlab.org/api/1.2/patches/100526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:16","name":"Regen binutils POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/mbox/"},{"id":100527,"url":"https://patchwork.plctlab.org/api/1.2/patches/100527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:55","name":"Delete include/aout/encap.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/mbox/"},{"id":100529,"url":"https://patchwork.plctlab.org/api/1.2/patches/100529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:23","name":"Don'\''t define COFF_MAGIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/mbox/"},{"id":100528,"url":"https://patchwork.plctlab.org/api/1.2/patches/100528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:59","name":"Define IMAGE_FILE_MACHINE_ARMNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/mbox/"},{"id":100530,"url":"https://patchwork.plctlab.org/api/1.2/patches/100530/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:23:54","name":"arm-pe objdump -P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/mbox/"},{"id":101020,"url":"https://patchwork.plctlab.org/api/1.2/patches/101020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:47","name":"[1/6] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/mbox/"},{"id":101025,"url":"https://patchwork.plctlab.org/api/1.2/patches/101025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:48","name":"[2/6] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/mbox/"},{"id":101028,"url":"https://patchwork.plctlab.org/api/1.2/patches/101028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:49","name":"[3/6] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/mbox/"},{"id":101022,"url":"https://patchwork.plctlab.org/api/1.2/patches/101022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:50","name":"[4/6] binutils: Add a --strip-sections test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/mbox/"},{"id":101027,"url":"https://patchwork.plctlab.org/api/1.2/patches/101027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:51","name":"[5/6] ld: Add tests for -z nosectionheader and --strip-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/mbox/"},{"id":101021,"url":"https://patchwork.plctlab.org/api/1.2/patches/101021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:52","name":"[6/6] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/mbox/"},{"id":101296,"url":"https://patchwork.plctlab.org/api/1.2/patches/101296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/","msgid":"<87a5xkua9s.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-31T09:21:03","name":"Commit: elfxx-loongarch64.c: Fix printf formatting issues.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/mbox/"},{"id":23,"url":"https://patchwork.plctlab.org/api/1.2/bundles/23/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-06","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":101537,"url":"https://patchwork.plctlab.org/api/1.2/patches/101537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/","msgid":"<20230531162856.48916-1-gianluca@rivosinc.com>","list_archive_url":null,"date":"2023-05-31T16:28:56","name":"[RFC,v2] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/mbox/"},{"id":101579,"url":"https://patchwork.plctlab.org/api/1.2/patches/101579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:11","name":"[v2,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/mbox/"},{"id":101576,"url":"https://patchwork.plctlab.org/api/1.2/patches/101576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:12","name":"[v2,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/mbox/"},{"id":101578,"url":"https://patchwork.plctlab.org/api/1.2/patches/101578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:13","name":"[v2,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/mbox/"},{"id":101572,"url":"https://patchwork.plctlab.org/api/1.2/patches/101572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:14","name":"[v2,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/mbox/"},{"id":101573,"url":"https://patchwork.plctlab.org/api/1.2/patches/101573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:15","name":"[v2,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/mbox/"},{"id":101580,"url":"https://patchwork.plctlab.org/api/1.2/patches/101580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:16","name":"[v2,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/mbox/"},{"id":101574,"url":"https://patchwork.plctlab.org/api/1.2/patches/101574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:17","name":"[v2,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/mbox/"},{"id":101625,"url":"https://patchwork.plctlab.org/api/1.2/patches/101625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:28:50","name":"Remove BFD_FAIL in cpu-sh.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/mbox/"},{"id":101626,"url":"https://patchwork.plctlab.org/api/1.2/patches/101626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:30:05","name":"section_by_target_index memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/mbox/"},{"id":101627,"url":"https://patchwork.plctlab.org/api/1.2/patches/101627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:31:35","name":"bfd_close and target free_cached_memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/mbox/"},{"id":101628,"url":"https://patchwork.plctlab.org/api/1.2/patches/101628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:33:05","name":"Harden PowerPC64 OPD handling against fuzzers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/mbox/"},{"id":101754,"url":"https://patchwork.plctlab.org/api/1.2/patches/101754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/","msgid":"<20230601061610.2614564-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T06:16:10","name":"[COMMITTED] libsframe: minor fixups in flip_fre related functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/mbox/"},{"id":102114,"url":"https://patchwork.plctlab.org/api/1.2/patches/102114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/","msgid":"<20230601173312.3176329-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T17:33:12","name":"[COMMITTED] libsframe: avoid using magic number","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/mbox/"},{"id":102244,"url":"https://patchwork.plctlab.org/api/1.2/patches/102244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:13","name":"Minor objcopy optimisation for copy_relocations_in_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/mbox/"},{"id":102245,"url":"https://patchwork.plctlab.org/api/1.2/patches/102245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:57","name":"loongarch readelf support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/mbox/"},{"id":102407,"url":"https://patchwork.plctlab.org/api/1.2/patches/102407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/","msgid":"<20230602092410.2841184-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-02T09:24:10","name":"LoongArch: gas: Relocations simplification when -mno-relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/mbox/"},{"id":102680,"url":"https://patchwork.plctlab.org/api/1.2/patches/102680/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/","msgid":"<20230602192527.1532280-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-02T19:25:27","name":"ELF: Don'\''t warn an empty PT_LOAD with the program headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/mbox/"},{"id":102961,"url":"https://patchwork.plctlab.org/api/1.2/patches/102961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/","msgid":"<221f70cf-5cff-6053-7499-499d4202e90b@debian.org>","list_archive_url":null,"date":"2023-06-04T06:44:45","name":"ignore lto-wrapper warnings for lto builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/mbox/"},{"id":103136,"url":"https://patchwork.plctlab.org/api/1.2/patches/103136/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:20:34","name":"Yet another ecoff fuzzed object fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/mbox/"},{"id":103138,"url":"https://patchwork.plctlab.org/api/1.2/patches/103138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:21:48","name":"bfd_error_on_input messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/mbox/"},{"id":103197,"url":"https://patchwork.plctlab.org/api/1.2/patches/103197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:24","name":"[1/2] MIPS: Add n32 VECs to non-vendor elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/mbox/"},{"id":103198,"url":"https://patchwork.plctlab.org/api/1.2/patches/103198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:25","name":"[2/2] MIPS: fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/mbox/"},{"id":103356,"url":"https://patchwork.plctlab.org/api/1.2/patches/103356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:16","name":"[v3,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/mbox/"},{"id":103349,"url":"https://patchwork.plctlab.org/api/1.2/patches/103349/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:17","name":"[v3,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/mbox/"},{"id":103354,"url":"https://patchwork.plctlab.org/api/1.2/patches/103354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:18","name":"[v3,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/mbox/"},{"id":103351,"url":"https://patchwork.plctlab.org/api/1.2/patches/103351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:19","name":"[v3,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/mbox/"},{"id":103353,"url":"https://patchwork.plctlab.org/api/1.2/patches/103353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:20","name":"[v3,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/mbox/"},{"id":103355,"url":"https://patchwork.plctlab.org/api/1.2/patches/103355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:21","name":"[v3,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/mbox/"},{"id":103350,"url":"https://patchwork.plctlab.org/api/1.2/patches/103350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:22","name":"[v3,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/mbox/"},{"id":103383,"url":"https://patchwork.plctlab.org/api/1.2/patches/103383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/","msgid":"<20230605163327.1864428-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T16:33:27","name":"ELF: Add \"#pass\" to ld-elf/pr30508.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/mbox/"},{"id":103509,"url":"https://patchwork.plctlab.org/api/1.2/patches/103509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/","msgid":"<20230605214658.693003-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-05T21:46:58","name":"[COMMITTED] libsframe: avoid unnecessary type casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/mbox/"},{"id":103542,"url":"https://patchwork.plctlab.org/api/1.2/patches/103542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:13","name":"[v2,1/3] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/mbox/"},{"id":103543,"url":"https://patchwork.plctlab.org/api/1.2/patches/103543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:14","name":"[v2,2/3] MIPS: Ignore the symbol index for comdat-reloc-r6.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/mbox/"},{"id":103544,"url":"https://patchwork.plctlab.org/api/1.2/patches/103544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:15","name":"[v2,3/3] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/mbox/"},{"id":103614,"url":"https://patchwork.plctlab.org/api/1.2/patches/103614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/","msgid":"<20230606074856.3463253-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-06-06T07:49:13","name":"[v2] Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/mbox/"},{"id":104005,"url":"https://patchwork.plctlab.org/api/1.2/patches/104005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:40","name":"[v4,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/mbox/"},{"id":104004,"url":"https://patchwork.plctlab.org/api/1.2/patches/104004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:41","name":"[v4,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/mbox/"},{"id":104009,"url":"https://patchwork.plctlab.org/api/1.2/patches/104009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:42","name":"[v4,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/mbox/"},{"id":104008,"url":"https://patchwork.plctlab.org/api/1.2/patches/104008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:43","name":"[v4,4/7] ld: Add simple tests for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/mbox/"},{"id":104006,"url":"https://patchwork.plctlab.org/api/1.2/patches/104006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:44","name":"[v4,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/mbox/"},{"id":104010,"url":"https://patchwork.plctlab.org/api/1.2/patches/104010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:45","name":"[v4,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/mbox/"},{"id":104007,"url":"https://patchwork.plctlab.org/api/1.2/patches/104007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:46","name":"[v4,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/mbox/"},{"id":104157,"url":"https://patchwork.plctlab.org/api/1.2/patches/104157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/","msgid":"<20230607001219.1262641-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T00:12:19","name":"[COMMITTED] libsframe: fix cosmetic issues and typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/mbox/"},{"id":104187,"url":"https://patchwork.plctlab.org/api/1.2/patches/104187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:10","name":"objcopy memory leaks after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/mbox/"},{"id":104188,"url":"https://patchwork.plctlab.org/api/1.2/patches/104188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:47","name":"bfd/elf.c strtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/mbox/"},{"id":104189,"url":"https://patchwork.plctlab.org/api/1.2/patches/104189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:01:50","name":"Memory leaks in bfd/vms-lib.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/mbox/"},{"id":104228,"url":"https://patchwork.plctlab.org/api/1.2/patches/104228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T04:53:11","name":"_bfd_free_cached_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/mbox/"},{"id":104370,"url":"https://patchwork.plctlab.org/api/1.2/patches/104370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T09:34:12","name":"ld-elf/eh5 remove xfail hppa64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/mbox/"},{"id":104777,"url":"https://patchwork.plctlab.org/api/1.2/patches/104777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/","msgid":"<20230607235757.4174552-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T23:57:57","name":"[COMMITTED] libsframe: reuse static function sframe_decoder_get_funcdesc_at_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/mbox/"},{"id":104818,"url":"https://patchwork.plctlab.org/api/1.2/patches/104818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:34","name":"[1/2] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/mbox/"},{"id":104819,"url":"https://patchwork.plctlab.org/api/1.2/patches/104819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:35","name":"[2/2] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/mbox/"},{"id":105015,"url":"https://patchwork.plctlab.org/api/1.2/patches/105015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/","msgid":"<20230608155214.32435-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-08T15:52:14","name":"RISC-V: Move __global_pointer$ to .sdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/mbox/"},{"id":105186,"url":"https://patchwork.plctlab.org/api/1.2/patches/105186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/","msgid":"<20230609004717.30486-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-06-09T00:47:17","name":"RISC-V: PR29823, defined the missing elf_backend_obj_attrs_handle_unknown.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/mbox/"},{"id":105286,"url":"https://patchwork.plctlab.org/api/1.2/patches/105286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:27","name":"ecoff find_nearest_line and final link leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/mbox/"},{"id":105287,"url":"https://patchwork.plctlab.org/api/1.2/patches/105287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:57","name":"readelf/objdump remember_state memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/mbox/"},{"id":105603,"url":"https://patchwork.plctlab.org/api/1.2/patches/105603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-09T12:30:26","name":"x86: shrink Masking insn attribute to a single bit (boolean)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/mbox/"},{"id":105785,"url":"https://patchwork.plctlab.org/api/1.2/patches/105785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:21","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/mbox/"},{"id":105786,"url":"https://patchwork.plctlab.org/api/1.2/patches/105786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:22","name":"[COMMITTED] libsframe: testsuite: add sframe_find_fre tests for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/mbox/"},{"id":106323,"url":"https://patchwork.plctlab.org/api/1.2/patches/106323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/","msgid":"<20230612083649.907511-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-12T08:36:49","name":"LoongArch: Add fcsr register names support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/mbox/"},{"id":107171,"url":"https://patchwork.plctlab.org/api/1.2/patches/107171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/","msgid":"<20230613080712.1651120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-13T08:07:12","name":"LoongArch: Fix ld \"undefined reference\" error with --enable-shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/mbox/"},{"id":107373,"url":"https://patchwork.plctlab.org/api/1.2/patches/107373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:39","name":"[1/4] RISC-V: Minimal support of ZC extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/mbox/"},{"id":107375,"url":"https://patchwork.plctlab.org/api/1.2/patches/107375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:40","name":"[2/4] RISC-V: Add Zca extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/mbox/"},{"id":107377,"url":"https://patchwork.plctlab.org/api/1.2/patches/107377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:41","name":"[3/4] RISC-V: Add Zcf extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/mbox/"},{"id":107378,"url":"https://patchwork.plctlab.org/api/1.2/patches/107378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:42","name":"[4/4] RISC-V: Add Zcd extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/mbox/"},{"id":107381,"url":"https://patchwork.plctlab.org/api/1.2/patches/107381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:50","name":"[1/2] RISC-V: Add Zcb extension supports.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/mbox/"},{"id":107380,"url":"https://patchwork.plctlab.org/api/1.2/patches/107380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:51","name":"[2/2] RISC-V: Add Zcb extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/mbox/"},{"id":107632,"url":"https://patchwork.plctlab.org/api/1.2/patches/107632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/","msgid":"<20230614000148.10989-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:46","name":"[v2,1/3] Add MIPS Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/mbox/"},{"id":107631,"url":"https://patchwork.plctlab.org/api/1.2/patches/107631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/","msgid":"<20230614000148.10989-3-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:47","name":"[v2,2/3] Add rotation instructions to MIPS Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/mbox/"},{"id":107630,"url":"https://patchwork.plctlab.org/api/1.2/patches/107630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/","msgid":"<20230614000148.10989-4-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:48","name":"[v2,3/3] Add additional missing Allegrex CPU instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/mbox/"},{"id":107698,"url":"https://patchwork.plctlab.org/api/1.2/patches/107698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-14T04:57:35","name":"asprintf memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/mbox/"},{"id":107914,"url":"https://patchwork.plctlab.org/api/1.2/patches/107914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-14T11:53:44","name":"riscv: Use run-time endianess for floating point literals","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/mbox/"},{"id":107999,"url":"https://patchwork.plctlab.org/api/1.2/patches/107999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/","msgid":"<87ttva3xik.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-14T14:54:11","name":"commit: Add expected failures for some bfin linker tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/mbox/"},{"id":108238,"url":"https://patchwork.plctlab.org/api/1.2/patches/108238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-15T02:40:15","name":"vms write_archive memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/mbox/"},{"id":108244,"url":"https://patchwork.plctlab.org/api/1.2/patches/108244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:50:33","name":"[committed] GAS/doc: Correct Tag_GNU_MIPS_ABI_MSA attribute description","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/mbox/"},{"id":108247,"url":"https://patchwork.plctlab.org/api/1.2/patches/108247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:51:53","name":"[committed] MIPS/GAS/testsuite: Fix `-modd-spreg'\''/`-mno-odd-spreg'\'' test invocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/mbox/"},{"id":108432,"url":"https://patchwork.plctlab.org/api/1.2/patches/108432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-15T11:09:26","name":"[0/2] riscv: Fix gas when encoding BE floats/doubles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":108551,"url":"https://patchwork.plctlab.org/api/1.2/patches/108551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T14:24:56","name":"[committed] binutils/NEWS: Mention Sony Allegrex MIPS CPU support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/mbox/"},{"id":108800,"url":"https://patchwork.plctlab.org/api/1.2/patches/108800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/","msgid":"<20230616031610.3982906-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-16T03:16:10","name":"[v2] LoongArch: Support referring to FCSRs as $fcsrX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/mbox/"},{"id":108836,"url":"https://patchwork.plctlab.org/api/1.2/patches/108836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:54","name":"[v3,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/mbox/"},{"id":108840,"url":"https://patchwork.plctlab.org/api/1.2/patches/108840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:55","name":"[v3,2/7] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/mbox/"},{"id":108842,"url":"https://patchwork.plctlab.org/api/1.2/patches/108842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:56","name":"[v3,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/mbox/"},{"id":108847,"url":"https://patchwork.plctlab.org/api/1.2/patches/108847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:57","name":"[v3,3/7] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/mbox/"},{"id":108843,"url":"https://patchwork.plctlab.org/api/1.2/patches/108843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:58","name":"[v3,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/mbox/"},{"id":108851,"url":"https://patchwork.plctlab.org/api/1.2/patches/108851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:59","name":"[v3,4/7] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/mbox/"},{"id":108844,"url":"https://patchwork.plctlab.org/api/1.2/patches/108844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:00","name":"[v3,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/mbox/"},{"id":108848,"url":"https://patchwork.plctlab.org/api/1.2/patches/108848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-9-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:01","name":"[v3,5/7] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/mbox/"},{"id":108846,"url":"https://patchwork.plctlab.org/api/1.2/patches/108846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-10-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:02","name":"[v3,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/mbox/"},{"id":108857,"url":"https://patchwork.plctlab.org/api/1.2/patches/108857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-11-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:03","name":"[v3,6/7] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/mbox/"},{"id":108863,"url":"https://patchwork.plctlab.org/api/1.2/patches/108863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-12-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:04","name":"[v3,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/mbox/"},{"id":108869,"url":"https://patchwork.plctlab.org/api/1.2/patches/108869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:06","name":"[v4,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/mbox/"},{"id":108870,"url":"https://patchwork.plctlab.org/api/1.2/patches/108870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:07","name":"[v4,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/mbox/"},{"id":108878,"url":"https://patchwork.plctlab.org/api/1.2/patches/108878/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:08","name":"[v4,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/mbox/"},{"id":108875,"url":"https://patchwork.plctlab.org/api/1.2/patches/108875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:09","name":"[v4,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/mbox/"},{"id":108876,"url":"https://patchwork.plctlab.org/api/1.2/patches/108876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:10","name":"[v4,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/mbox/"},{"id":108874,"url":"https://patchwork.plctlab.org/api/1.2/patches/108874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:11","name":"[v4,6/7] MIPS: Disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/mbox/"},{"id":108877,"url":"https://patchwork.plctlab.org/api/1.2/patches/108877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:12","name":"[v4,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/mbox/"},{"id":108891,"url":"https://patchwork.plctlab.org/api/1.2/patches/108891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:35","name":"[v3,1/2] MIPS: Add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/mbox/"},{"id":108892,"url":"https://patchwork.plctlab.org/api/1.2/patches/108892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:36","name":"[v3,2/2] MIPS: Sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/mbox/"},{"id":108895,"url":"https://patchwork.plctlab.org/api/1.2/patches/108895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/","msgid":"<503caac8-8824-823a-81c2-762cba207cb6@suse.com>","list_archive_url":null,"date":"2023-06-16T07:30:41","name":"[1/4] x86: optimize pre-AVX512 {,V}PCMPEQQ with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/mbox/"},{"id":108896,"url":"https://patchwork.plctlab.org/api/1.2/patches/108896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/","msgid":"<7141b586-9711-aef0-7f28-5d4489478f1b@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:12","name":"[2/4] x86: optimize pre-AVX512 {,V}PCMPGT* with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/mbox/"},{"id":108899,"url":"https://patchwork.plctlab.org/api/1.2/patches/108899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/","msgid":"<3e1b884e-7312-8546-ebdc-ac513a199858@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:41","name":"[3/4] x86: optimize 128-bit VPBROADCASTQ to VPUNPCKLQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/mbox/"},{"id":108900,"url":"https://patchwork.plctlab.org/api/1.2/patches/108900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/","msgid":"<08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com>","list_archive_url":null,"date":"2023-06-16T07:32:40","name":"[4/4] x86: provide a 128-bit VBROADCASTSD pseudo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/mbox/"},{"id":109009,"url":"https://patchwork.plctlab.org/api/1.2/patches/109009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:29","name":"[1/5] x86: re-work EVEX-z-without-masking check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/mbox/"},{"id":109010,"url":"https://patchwork.plctlab.org/api/1.2/patches/109010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:55","name":"[2/5] x86: flag EVEX.z set when destination is a mask register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/mbox/"},{"id":109011,"url":"https://patchwork.plctlab.org/api/1.2/patches/109011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/","msgid":"<65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:20","name":"[3/5] x86: flag EVEX.z set when destination is memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/mbox/"},{"id":109013,"url":"https://patchwork.plctlab.org/api/1.2/patches/109013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/","msgid":"<2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:44","name":"[4/5] x86: flag EVEX masking when destination is GPR(-like)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/mbox/"},{"id":109017,"url":"https://patchwork.plctlab.org/api/1.2/patches/109017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/","msgid":"<33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com>","list_archive_url":null,"date":"2023-06-16T10:17:26","name":"[5/5] x86: flag bad EVEX masking for miscellaneous insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/mbox/"},{"id":109088,"url":"https://patchwork.plctlab.org/api/1.2/patches/109088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T12:34:06","name":"x86: fix expansion of %XV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/mbox/"},{"id":109639,"url":"https://patchwork.plctlab.org/api/1.2/patches/109639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/","msgid":"<648f4180.a70a0220.a7021.407c@mx.google.com>","list_archive_url":null,"date":"2023-06-18T17:40:13","name":"[V3] optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/mbox/"},{"id":110435,"url":"https://patchwork.plctlab.org/api/1.2/patches/110435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-20T11:43:07","name":"[0/1] riscv: Ensure LE instruction fetching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":110613,"url":"https://patchwork.plctlab.org/api/1.2/patches/110613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/","msgid":"<20230620164436.432481-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T16:44:36","name":"x86: Don'\''t check if AVX512 template requires AVX512VL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/mbox/"},{"id":110703,"url":"https://patchwork.plctlab.org/api/1.2/patches/110703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/","msgid":"<20230620223204.629663-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T22:32:04","name":"x86: Free the symbol buffer and the relocation buffer after use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/mbox/"},{"id":110789,"url":"https://patchwork.plctlab.org/api/1.2/patches/110789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:20:36","name":"macho-o.c don'\''t leak strtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/mbox/"},{"id":110790,"url":"https://patchwork.plctlab.org/api/1.2/patches/110790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:21:12","name":"elf32_arm_get_synthetic_symtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/mbox/"},{"id":110832,"url":"https://patchwork.plctlab.org/api/1.2/patches/110832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/","msgid":"<20230621072732.1652861-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-06-21T07:27:32","name":"gprofng: Update intel url","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/mbox/"},{"id":110979,"url":"https://patchwork.plctlab.org/api/1.2/patches/110979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/","msgid":"<87352l6qjc.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T10:47:03","name":"Commit: Fix PR 29072 test with --enable-default-execstack=no","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/mbox/"},{"id":110983,"url":"https://patchwork.plctlab.org/api/1.2/patches/110983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/","msgid":"<87zg4t5awt.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T11:09:54","name":"Commit: Prune warnings about -z execstack when --enable-warn-execstack=yes has been used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/mbox/"},{"id":111025,"url":"https://patchwork.plctlab.org/api/1.2/patches/111025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T13:37:48","name":"[GOLD] PR30536, ppc64el gold linker produces unusable clang-16 binary","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/mbox/"},{"id":111790,"url":"https://patchwork.plctlab.org/api/1.2/patches/111790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/","msgid":"<20230622193759.737009-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-22T19:37:59","name":"Revert \"x86: Don'\''t check if AVX512 template requires AVX512VL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/mbox/"},{"id":111837,"url":"https://patchwork.plctlab.org/api/1.2/patches/111837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/","msgid":"<20230622232510.49099-1-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:09","name":"[1/2] Exclude trap instructions for MIPS Allegrex","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/mbox/"},{"id":111838,"url":"https://patchwork.plctlab.org/api/1.2/patches/111838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/","msgid":"<20230622232510.49099-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:10","name":"[2/2] Adding missing MIPS Allegrex instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/mbox/"},{"id":111911,"url":"https://patchwork.plctlab.org/api/1.2/patches/111911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:39","name":"[01/10] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/mbox/"},{"id":111910,"url":"https://patchwork.plctlab.org/api/1.2/patches/111910/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:40","name":"[02/10] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/mbox/"},{"id":111917,"url":"https://patchwork.plctlab.org/api/1.2/patches/111917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:41","name":"[03/10] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/mbox/"},{"id":111913,"url":"https://patchwork.plctlab.org/api/1.2/patches/111913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:42","name":"[04/10] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/mbox/"},{"id":111912,"url":"https://patchwork.plctlab.org/api/1.2/patches/111912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:43","name":"[05/10] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/mbox/"},{"id":111916,"url":"https://patchwork.plctlab.org/api/1.2/patches/111916/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:44","name":"[06/10] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/mbox/"},{"id":111919,"url":"https://patchwork.plctlab.org/api/1.2/patches/111919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:45","name":"[07/10] bfd: libsframe: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/mbox/"},{"id":111914,"url":"https://patchwork.plctlab.org/api/1.2/patches/111914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:46","name":"[08/10] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/mbox/"},{"id":111915,"url":"https://patchwork.plctlab.org/api/1.2/patches/111915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:47","name":"[09/10] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/mbox/"},{"id":111918,"url":"https://patchwork.plctlab.org/api/1.2/patches/111918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:48","name":"[10/10] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/mbox/"},{"id":112090,"url":"https://patchwork.plctlab.org/api/1.2/patches/112090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:32:28","name":"lto test fails with -fno-inline in CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/mbox/"},{"id":112092,"url":"https://patchwork.plctlab.org/api/1.2/patches/112092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:34:50","name":"[GOLD] powerpc DT_RELACOUNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/mbox/"},{"id":112093,"url":"https://patchwork.plctlab.org/api/1.2/patches/112093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:39:05","name":"[GOLD] Support setting DT_RELACOUNT late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/mbox/"},{"id":112094,"url":"https://patchwork.plctlab.org/api/1.2/patches/112094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:40:38","name":"[GOLD] PowerPC64 huge branch dynamic relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/mbox/"},{"id":112524,"url":"https://patchwork.plctlab.org/api/1.2/patches/112524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:49","name":"[v0,1/2] LoongArch: gas: Add LSX and LASX instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/mbox/"},{"id":112523,"url":"https://patchwork.plctlab.org/api/1.2/patches/112523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:50","name":"[v0,2/2] LoongArch: gas: Add LSX and LASX instructions test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/mbox/"},{"id":112533,"url":"https://patchwork.plctlab.org/api/1.2/patches/112533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/","msgid":"<20230625095540.1202120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T09:55:40","name":"LoongArch: Add R_LARCH_64_PCREL relocation support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/mbox/"},{"id":112807,"url":"https://patchwork.plctlab.org/api/1.2/patches/112807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/","msgid":"<20230626091656.31782-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-06-26T09:16:56","name":"ld - Add SYMBOL_ABI_ALIGNMENT variable and apply to __bss_start","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/mbox/"},{"id":112947,"url":"https://patchwork.plctlab.org/api/1.2/patches/112947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/","msgid":"<87sfaez7ut.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T13:11:22","name":"Commit: Sync config.sub and config.guess","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/mbox/"},{"id":112954,"url":"https://patchwork.plctlab.org/api/1.2/patches/112954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-06-26T13:50:57","name":"aarch64: Remove version dependencies from features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/mbox/"},{"id":112991,"url":"https://patchwork.plctlab.org/api/1.2/patches/112991/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/","msgid":"<87pm5iz3fu.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T14:46:45","name":"Commit: Update libiberty sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/mbox/"},{"id":113014,"url":"https://patchwork.plctlab.org/api/1.2/patches/113014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-26T15:35:09","name":"section-match: Check parent archive name as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/mbox/"},{"id":113046,"url":"https://patchwork.plctlab.org/api/1.2/patches/113046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/","msgid":"<87mt0myyc2.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T16:37:01","name":"Commit: Fix gas testsuite failures for non-ELF AArch64 toolchains","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/mbox/"},{"id":113129,"url":"https://patchwork.plctlab.org/api/1.2/patches/113129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/","msgid":"<20230626214619.1808676-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-26T21:46:19","name":"gprofng: Add new tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":113414,"url":"https://patchwork.plctlab.org/api/1.2/patches/113414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/","msgid":"<20230627124728.3563-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-06-27T12:47:28","name":"[RISC-V] Optimize GP-relative addressing for linker.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/mbox/"},{"id":113448,"url":"https://patchwork.plctlab.org/api/1.2/patches/113448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/","msgid":"<20230627144250.16818-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-27T14:42:50","name":"gas: NEWS: Add the latest RISC-V extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/mbox/"},{"id":113562,"url":"https://patchwork.plctlab.org/api/1.2/patches/113562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:15","name":"[COMMITTED] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/mbox/"},{"id":113563,"url":"https://patchwork.plctlab.org/api/1.2/patches/113563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:16","name":"[COMMITTED] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/mbox/"},{"id":113574,"url":"https://patchwork.plctlab.org/api/1.2/patches/113574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:17","name":"[COMMITTED] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/mbox/"},{"id":113569,"url":"https://patchwork.plctlab.org/api/1.2/patches/113569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:18","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/mbox/"},{"id":113572,"url":"https://patchwork.plctlab.org/api/1.2/patches/113572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:19","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/mbox/"},{"id":113570,"url":"https://patchwork.plctlab.org/api/1.2/patches/113570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:20","name":"[COMMITTED] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/mbox/"},{"id":113577,"url":"https://patchwork.plctlab.org/api/1.2/patches/113577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:21","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/mbox/"},{"id":113573,"url":"https://patchwork.plctlab.org/api/1.2/patches/113573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:22","name":"[COMMITTED] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/mbox/"},{"id":113564,"url":"https://patchwork.plctlab.org/api/1.2/patches/113564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:23","name":"[COMMITTED] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/mbox/"},{"id":113565,"url":"https://patchwork.plctlab.org/api/1.2/patches/113565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:24","name":"[COMMITTED] libsframe: use appropriate data types for args of sframe_encode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/mbox/"},{"id":113576,"url":"https://patchwork.plctlab.org/api/1.2/patches/113576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:25","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of get_num_fidx APIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/mbox/"},{"id":113578,"url":"https://patchwork.plctlab.org/api/1.2/patches/113578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:26","name":"[COMMITTED] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/mbox/"},{"id":113614,"url":"https://patchwork.plctlab.org/api/1.2/patches/113614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:17","name":"[01/12] sframe.h: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/mbox/"},{"id":113611,"url":"https://patchwork.plctlab.org/api/1.2/patches/113611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:18","name":"[02/12] gas: generate SFrame section with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/mbox/"},{"id":113615,"url":"https://patchwork.plctlab.org/api/1.2/patches/113615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:19","name":"[03/12] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/mbox/"},{"id":113612,"url":"https://patchwork.plctlab.org/api/1.2/patches/113612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:20","name":"[04/12] libsframe: add new APIs to add and get SFrame FDE in SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/mbox/"},{"id":113618,"url":"https://patchwork.plctlab.org/api/1.2/patches/113618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:21","name":"[05/12] libsframe: adjust version check in sframe_header_sanity_check_p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/mbox/"},{"id":113616,"url":"https://patchwork.plctlab.org/api/1.2/patches/113616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:22","name":"[06/12] libsframe: testsuite: fixes for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/mbox/"},{"id":113619,"url":"https://patchwork.plctlab.org/api/1.2/patches/113619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:23","name":"[07/12] bfd: linker: add support for rep_block_size for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/mbox/"},{"id":113622,"url":"https://patchwork.plctlab.org/api/1.2/patches/113622/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:24","name":"[08/12] bfd: linker: generate SFrame sections with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/mbox/"},{"id":113613,"url":"https://patchwork.plctlab.org/api/1.2/patches/113613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:25","name":"[09/12] objdump/readelf: adjust for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/mbox/"},{"id":113617,"url":"https://patchwork.plctlab.org/api/1.2/patches/113617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:26","name":"[10/12] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/mbox/"},{"id":113620,"url":"https://patchwork.plctlab.org/api/1.2/patches/113620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:27","name":"[11/12] doc: sframe: add details about alignment in the SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/mbox/"},{"id":113621,"url":"https://patchwork.plctlab.org/api/1.2/patches/113621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:28","name":"[12/12] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/mbox/"},{"id":113643,"url":"https://patchwork.plctlab.org/api/1.2/patches/113643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/","msgid":"<20230628010634.1147958-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T01:06:34","name":"PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/mbox/"},{"id":113816,"url":"https://patchwork.plctlab.org/api/1.2/patches/113816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:58","name":"[v5,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/mbox/"},{"id":113815,"url":"https://patchwork.plctlab.org/api/1.2/patches/113815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:59","name":"[v5,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/mbox/"},{"id":113817,"url":"https://patchwork.plctlab.org/api/1.2/patches/113817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:00","name":"[v5,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/mbox/"},{"id":113818,"url":"https://patchwork.plctlab.org/api/1.2/patches/113818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:01","name":"[v5,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/mbox/"},{"id":113820,"url":"https://patchwork.plctlab.org/api/1.2/patches/113820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:02","name":"[v5,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/mbox/"},{"id":113821,"url":"https://patchwork.plctlab.org/api/1.2/patches/113821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:03","name":"[v5,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/mbox/"},{"id":113857,"url":"https://patchwork.plctlab.org/api/1.2/patches/113857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/","msgid":"<20230628131311.3895731-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T13:13:11","name":"[v2] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/mbox/"},{"id":114109,"url":"https://patchwork.plctlab.org/api/1.2/patches/114109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/","msgid":"<20230628231610.220112-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T23:16:10","name":"[v2] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/mbox/"},{"id":114173,"url":"https://patchwork.plctlab.org/api/1.2/patches/114173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:23","name":"[v6,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/mbox/"},{"id":114170,"url":"https://patchwork.plctlab.org/api/1.2/patches/114170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:24","name":"[v6,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/mbox/"},{"id":114175,"url":"https://patchwork.plctlab.org/api/1.2/patches/114175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:25","name":"[v6,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/mbox/"},{"id":114171,"url":"https://patchwork.plctlab.org/api/1.2/patches/114171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:26","name":"[v6,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/mbox/"},{"id":114172,"url":"https://patchwork.plctlab.org/api/1.2/patches/114172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:27","name":"[v6,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/mbox/"},{"id":114176,"url":"https://patchwork.plctlab.org/api/1.2/patches/114176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:28","name":"[v6,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/mbox/"},{"id":114174,"url":"https://patchwork.plctlab.org/api/1.2/patches/114174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:29","name":"[v6,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/mbox/"},{"id":114246,"url":"https://patchwork.plctlab.org/api/1.2/patches/114246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/","msgid":"<20230629090831.2579210-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-29T09:08:31","name":"LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/mbox/"},{"id":114357,"url":"https://patchwork.plctlab.org/api/1.2/patches/114357/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:58","name":"[v7,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/mbox/"},{"id":114359,"url":"https://patchwork.plctlab.org/api/1.2/patches/114359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:59","name":"[v7,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/mbox/"},{"id":114356,"url":"https://patchwork.plctlab.org/api/1.2/patches/114356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:00","name":"[v7,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/mbox/"},{"id":114363,"url":"https://patchwork.plctlab.org/api/1.2/patches/114363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:01","name":"[v7,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/mbox/"},{"id":114362,"url":"https://patchwork.plctlab.org/api/1.2/patches/114362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:02","name":"[v7,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/mbox/"},{"id":114360,"url":"https://patchwork.plctlab.org/api/1.2/patches/114360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:03","name":"[v7,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/mbox/"},{"id":114364,"url":"https://patchwork.plctlab.org/api/1.2/patches/114364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:04","name":"[v7,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/mbox/"},{"id":114368,"url":"https://patchwork.plctlab.org/api/1.2/patches/114368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/","msgid":"<20230629171839.573187-2-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:26","name":"[01/14] Add support for the Zvbb ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/mbox/"},{"id":114371,"url":"https://patchwork.plctlab.org/api/1.2/patches/114371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/","msgid":"<20230629171839.573187-3-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:27","name":"[02/14] Add support for the Zvbc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/mbox/"},{"id":114374,"url":"https://patchwork.plctlab.org/api/1.2/patches/114374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/","msgid":"<20230629171839.573187-4-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:28","name":"[03/14] Add support for the Zvkg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/mbox/"},{"id":114369,"url":"https://patchwork.plctlab.org/api/1.2/patches/114369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/","msgid":"<20230629171839.573187-5-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:29","name":"[04/14] Add support for the Zvkned ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/mbox/"},{"id":114373,"url":"https://patchwork.plctlab.org/api/1.2/patches/114373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/","msgid":"<20230629171839.573187-6-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:30","name":"[05/14] Add support for the Zvknh[a,b] ISA extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/mbox/"},{"id":114376,"url":"https://patchwork.plctlab.org/api/1.2/patches/114376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/","msgid":"<20230629171839.573187-7-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:31","name":"[06/14] Add support for the Zvksed ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/mbox/"},{"id":114370,"url":"https://patchwork.plctlab.org/api/1.2/patches/114370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/","msgid":"<20230629171839.573187-8-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:32","name":"[07/14] Adds support for the Zvksh ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/mbox/"},{"id":114377,"url":"https://patchwork.plctlab.org/api/1.2/patches/114377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/","msgid":"<20230629171839.573187-9-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:33","name":"[08/14] Add support for the Zvkn ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/mbox/"},{"id":114381,"url":"https://patchwork.plctlab.org/api/1.2/patches/114381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/","msgid":"<20230629171839.573187-10-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:34","name":"[09/14] Allow nested implications for extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/mbox/"},{"id":114382,"url":"https://patchwork.plctlab.org/api/1.2/patches/114382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/","msgid":"<20230629171839.573187-11-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:35","name":"[10/14] Add support for the Zvkng ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/mbox/"},{"id":114372,"url":"https://patchwork.plctlab.org/api/1.2/patches/114372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/","msgid":"<20230629171839.573187-12-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:36","name":"[11/14] Add support for the Zvks ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/mbox/"},{"id":114375,"url":"https://patchwork.plctlab.org/api/1.2/patches/114375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/","msgid":"<20230629171839.573187-13-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:37","name":"[12/14] Add support for the Zvksg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/mbox/"},{"id":114378,"url":"https://patchwork.plctlab.org/api/1.2/patches/114378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/","msgid":"<20230629171839.573187-14-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:38","name":"[13/14] Add support for the Zvknc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/mbox/"},{"id":114383,"url":"https://patchwork.plctlab.org/api/1.2/patches/114383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/","msgid":"<20230629171839.573187-15-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:39","name":"[14/14] Add support for the Zvksc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/mbox/"},{"id":114391,"url":"https://patchwork.plctlab.org/api/1.2/patches/114391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/","msgid":"<20230629182618.2351051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T18:26:18","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/mbox/"},{"id":114494,"url":"https://patchwork.plctlab.org/api/1.2/patches/114494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:23","name":"[COMMITTED] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/mbox/"},{"id":114496,"url":"https://patchwork.plctlab.org/api/1.2/patches/114496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:24","name":"[COMMITTED] sframe: bfd: gas: ld: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/mbox/"},{"id":114492,"url":"https://patchwork.plctlab.org/api/1.2/patches/114492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:25","name":"[COMMITTED] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/mbox/"},{"id":114491,"url":"https://patchwork.plctlab.org/api/1.2/patches/114491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:26","name":"[COMMITTED] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/mbox/"},{"id":114538,"url":"https://patchwork.plctlab.org/api/1.2/patches/114538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/","msgid":"<20230630025308.3258293-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-30T02:53:08","name":"gprofng: fix data race","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":114543,"url":"https://patchwork.plctlab.org/api/1.2/patches/114543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:42","name":"[v1,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/mbox/"},{"id":114544,"url":"https://patchwork.plctlab.org/api/1.2/patches/114544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:43","name":"[v1,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/mbox/"},{"id":114557,"url":"https://patchwork.plctlab.org/api/1.2/patches/114557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/","msgid":"<20230630051451.1867944-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T05:14:51","name":"ld: Use [list ] syntax to define run_tests in indirect.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/mbox/"},{"id":114580,"url":"https://patchwork.plctlab.org/api/1.2/patches/114580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/","msgid":"<20230630060757.2006878-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:07:57","name":"ld: Use run_host_cmd_yesno in indirect.exp instead of catch exec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/mbox/"},{"id":114592,"url":"https://patchwork.plctlab.org/api/1.2/patches/114592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/","msgid":"<20230630064559.2282365-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:45:59","name":"MIPS: N64, mark .interp as INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/mbox/"},{"id":114606,"url":"https://patchwork.plctlab.org/api/1.2/patches/114606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-06-30T07:53:13","name":"Add the .seh_ifrepeat and .seh_ifnrepeat directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/mbox/"},{"id":114625,"url":"https://patchwork.plctlab.org/api/1.2/patches/114625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:15","name":"[v2,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/mbox/"},{"id":114627,"url":"https://patchwork.plctlab.org/api/1.2/patches/114627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:16","name":"[v2,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/mbox/"},{"id":114639,"url":"https://patchwork.plctlab.org/api/1.2/patches/114639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/","msgid":"<878rc1707w.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-30T09:45:07","name":"Commit: Fix used before initialised warnings from Clang 16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/mbox/"},{"id":114709,"url":"https://patchwork.plctlab.org/api/1.2/patches/114709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/","msgid":"<20230630123259.1900571-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-30T12:32:59","name":"opcodes/loongarch: Mark address offset operands of LVZ/LBT insns as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/mbox/"},{"id":114726,"url":"https://patchwork.plctlab.org/api/1.2/patches/114726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/","msgid":"<20230630134436.1237733-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:44:36","name":"[aarch64] sme: Core file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/mbox/"},{"id":114727,"url":"https://patchwork.plctlab.org/api/1.2/patches/114727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/","msgid":"<20230630134519.1237879-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:45:19","name":"[aarch64] sme2: Teach binutils/BFD about the NT_ARM_ZT register set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/mbox/"},{"id":26,"url":"https://patchwork.plctlab.org/api/1.2/bundles/26/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-07","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":114893,"url":"https://patchwork.plctlab.org/api/1.2/patches/114893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:11","name":"[v5,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/mbox/"},{"id":114888,"url":"https://patchwork.plctlab.org/api/1.2/patches/114888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:12","name":"[v5,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/mbox/"},{"id":114896,"url":"https://patchwork.plctlab.org/api/1.2/patches/114896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:13","name":"[v5,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/mbox/"},{"id":114889,"url":"https://patchwork.plctlab.org/api/1.2/patches/114889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:14","name":"[v5,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/mbox/"},{"id":114890,"url":"https://patchwork.plctlab.org/api/1.2/patches/114890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:15","name":"[v5,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/mbox/"},{"id":114899,"url":"https://patchwork.plctlab.org/api/1.2/patches/114899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:16","name":"[v5,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/mbox/"},{"id":114892,"url":"https://patchwork.plctlab.org/api/1.2/patches/114892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:17","name":"[v5,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/mbox/"},{"id":114895,"url":"https://patchwork.plctlab.org/api/1.2/patches/114895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:18","name":"[v5,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/mbox/"},{"id":114901,"url":"https://patchwork.plctlab.org/api/1.2/patches/114901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:19","name":"[v5,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/mbox/"},{"id":114894,"url":"https://patchwork.plctlab.org/api/1.2/patches/114894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:20","name":"[v5,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/mbox/"},{"id":114897,"url":"https://patchwork.plctlab.org/api/1.2/patches/114897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:21","name":"[v5,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/mbox/"},{"id":114903,"url":"https://patchwork.plctlab.org/api/1.2/patches/114903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:22","name":"[v5,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/mbox/"},{"id":114898,"url":"https://patchwork.plctlab.org/api/1.2/patches/114898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:23","name":"[v5,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/mbox/"},{"id":114900,"url":"https://patchwork.plctlab.org/api/1.2/patches/114900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:24","name":"[v5,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/mbox/"},{"id":114902,"url":"https://patchwork.plctlab.org/api/1.2/patches/114902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:25","name":"[v5,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/mbox/"},{"id":114949,"url":"https://patchwork.plctlab.org/api/1.2/patches/114949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:50","name":"[v6,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/mbox/"},{"id":114952,"url":"https://patchwork.plctlab.org/api/1.2/patches/114952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:51","name":"[v6,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/mbox/"},{"id":114955,"url":"https://patchwork.plctlab.org/api/1.2/patches/114955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:52","name":"[v6,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/mbox/"},{"id":114958,"url":"https://patchwork.plctlab.org/api/1.2/patches/114958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:53","name":"[v6,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/mbox/"},{"id":114953,"url":"https://patchwork.plctlab.org/api/1.2/patches/114953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:54","name":"[v6,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/mbox/"},{"id":114950,"url":"https://patchwork.plctlab.org/api/1.2/patches/114950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:55","name":"[v6,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/mbox/"},{"id":114956,"url":"https://patchwork.plctlab.org/api/1.2/patches/114956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:56","name":"[v6,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/mbox/"},{"id":114954,"url":"https://patchwork.plctlab.org/api/1.2/patches/114954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:57","name":"[v6,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/mbox/"},{"id":114960,"url":"https://patchwork.plctlab.org/api/1.2/patches/114960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:58","name":"[v6,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/mbox/"},{"id":114951,"url":"https://patchwork.plctlab.org/api/1.2/patches/114951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:59","name":"[v6,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/mbox/"},{"id":114962,"url":"https://patchwork.plctlab.org/api/1.2/patches/114962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:00","name":"[v6,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/mbox/"},{"id":114957,"url":"https://patchwork.plctlab.org/api/1.2/patches/114957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:01","name":"[v6,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/mbox/"},{"id":114963,"url":"https://patchwork.plctlab.org/api/1.2/patches/114963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:02","name":"[v6,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/mbox/"},{"id":114961,"url":"https://patchwork.plctlab.org/api/1.2/patches/114961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:03","name":"[v6,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/mbox/"},{"id":114964,"url":"https://patchwork.plctlab.org/api/1.2/patches/114964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:04","name":"[v6,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/mbox/"},{"id":115075,"url":"https://patchwork.plctlab.org/api/1.2/patches/115075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/","msgid":"<20230702101422.762791-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T10:14:22","name":"LoongArch: gas: Fix shared builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/mbox/"},{"id":115076,"url":"https://patchwork.plctlab.org/api/1.2/patches/115076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:16:07","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/mbox/"},{"id":115077,"url":"https://patchwork.plctlab.org/api/1.2/patches/115077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:18:31","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/mbox/"},{"id":115083,"url":"https://patchwork.plctlab.org/api/1.2/patches/115083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:52","name":"[1/2] binutils: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/mbox/"},{"id":115082,"url":"https://patchwork.plctlab.org/api/1.2/patches/115082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:53","name":"[2/2] gas: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/mbox/"},{"id":115188,"url":"https://patchwork.plctlab.org/api/1.2/patches/115188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/","msgid":"<20230703044321.2951358-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T04:43:21","name":"ld: fix plugin tests for MIPS PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/mbox/"},{"id":115284,"url":"https://patchwork.plctlab.org/api/1.2/patches/115284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/","msgid":"<20230703101047.2589341-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-03T10:10:47","name":"RISC-V: Zvkh[a,b]: Remove individual instruction class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/mbox/"},{"id":115301,"url":"https://patchwork.plctlab.org/api/1.2/patches/115301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/","msgid":"<20230703103647.3162351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:36:47","name":"MIPS: Don'\''t __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/mbox/"},{"id":115305,"url":"https://patchwork.plctlab.org/api/1.2/patches/115305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/","msgid":"<20230703105034.3163572-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:50:34","name":"[v2] MIPS: Don'\''t move __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/mbox/"},{"id":115445,"url":"https://patchwork.plctlab.org/api/1.2/patches/115445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/","msgid":"<20230703181052.41059-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-03T18:10:52","name":"[Committed] IBM Z: Fix pcrel relocs for symA-symB expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/mbox/"},{"id":115692,"url":"https://patchwork.plctlab.org/api/1.2/patches/115692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/","msgid":"<20230704102703.650038-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:02","name":"[committed,1/2] arc: Update neg<.f> 0,b encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/mbox/"},{"id":115691,"url":"https://patchwork.plctlab.org/api/1.2/patches/115691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/","msgid":"<20230704102703.650038-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:03","name":"[committed,2/2] arc: Update default target CPU to match GCC defaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/mbox/"},{"id":115742,"url":"https://patchwork.plctlab.org/api/1.2/patches/115742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/","msgid":"<20230704121832.222400-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-04T12:18:32","name":"Align linkerscript symbols according to ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/mbox/"},{"id":115827,"url":"https://patchwork.plctlab.org/api/1.2/patches/115827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:18:32","name":"[01/10] x86: fold certain legacy/VEX table entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/mbox/"},{"id":115828,"url":"https://patchwork.plctlab.org/api/1.2/patches/115828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/","msgid":"<18221c8c-4d6e-f0f1-3738-785023be1268@suse.com>","list_archive_url":null,"date":"2023-07-04T15:19:53","name":"[02/10] x86: fold legacy/VEX {,V}MOV{H,L}* entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/mbox/"},{"id":115829,"url":"https://patchwork.plctlab.org/api/1.2/patches/115829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/","msgid":"<46594eee-305a-8913-c407-806158fbbe8f@suse.com>","list_archive_url":null,"date":"2023-07-04T15:20:35","name":"[03/10] x86: {,V}MOVNT* don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/mbox/"},{"id":115830,"url":"https://patchwork.plctlab.org/api/1.2/patches/115830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/","msgid":"<02a1aabf-4759-009b-5718-f567ed39b81c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:02","name":"[04/10] x86: misc further memory-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/mbox/"},{"id":115832,"url":"https://patchwork.plctlab.org/api/1.2/patches/115832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/","msgid":"<96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:38","name":"[05/10] x86: SIMD shift-by-immediate don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/mbox/"},{"id":115834,"url":"https://patchwork.plctlab.org/api/1.2/patches/115834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:22:06","name":"[06/10] x86: slightly rework handling of some register-only insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/mbox/"},{"id":115835,"url":"https://patchwork.plctlab.org/api/1.2/patches/115835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/","msgid":"<25535360-ad14-8ed2-bd86-b96f97306e43@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:31","name":"[07/10] x86: various operations on mask registers can avoid going through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/mbox/"},{"id":115833,"url":"https://patchwork.plctlab.org/api/1.2/patches/115833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/","msgid":"<54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:59","name":"[08/10] x86: misc further register-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/mbox/"},{"id":115837,"url":"https://patchwork.plctlab.org/api/1.2/patches/115837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:23:25","name":"[09/10] x86: convert 0FXOP to just XOP in enumerator names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/mbox/"},{"id":115836,"url":"https://patchwork.plctlab.org/api/1.2/patches/115836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/","msgid":"<126aeaee-40ae-34aa-5e30-9579264d6336@suse.com>","list_archive_url":null,"date":"2023-07-04T15:24:08","name":"[10/10] x86: simplify table-referencing macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/mbox/"},{"id":116027,"url":"https://patchwork.plctlab.org/api/1.2/patches/116027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/","msgid":"<20230705084213.91043-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-07-05T08:42:13","name":"[RISC-V] Fix the valid gp range for gp relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/mbox/"},{"id":116978,"url":"https://patchwork.plctlab.org/api/1.2/patches/116978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/","msgid":"<20230707054306.2810080-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-07T05:43:06","name":"[v3] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/mbox/"},{"id":117059,"url":"https://patchwork.plctlab.org/api/1.2/patches/117059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/","msgid":"<20230707101024.2863421-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-07T10:10:24","name":"[committed] arc: Update/Add ARCv3 support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/mbox/"},{"id":117125,"url":"https://patchwork.plctlab.org/api/1.2/patches/117125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-07T12:01:07","name":"ld: fix build with old glibc / gcc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/mbox/"},{"id":117135,"url":"https://patchwork.plctlab.org/api/1.2/patches/117135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/","msgid":"<88c2fb96-185d-ae27-c025-ed025ed54641@suse.com>","list_archive_url":null,"date":"2023-07-07T13:47:35","name":"ld/PDB: fix off-by-1 in add_globals_ref()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/mbox/"},{"id":117306,"url":"https://patchwork.plctlab.org/api/1.2/patches/117306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/","msgid":"<878rbrgzoz.fsf@gmail.com>","list_archive_url":null,"date":"2023-07-07T21:47:48","name":"objdump: Round ASCII art lines in jump visualization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/mbox/"},{"id":117387,"url":"https://patchwork.plctlab.org/api/1.2/patches/117387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/","msgid":"<20230708053035.528911-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-08T05:30:35","name":"[v4] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/mbox/"},{"id":118315,"url":"https://patchwork.plctlab.org/api/1.2/patches/118315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/","msgid":"<20230711083214.689474-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-11T08:32:14","name":"[v2] RISC-V: Support Zca/f/d extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/mbox/"},{"id":118324,"url":"https://patchwork.plctlab.org/api/1.2/patches/118324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:30","name":"[1/2] LoongArch: bfd: Remove elf_seg_map condition in loongarch_elf_relax_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/mbox/"},{"id":118325,"url":"https://patchwork.plctlab.org/api/1.2/patches/118325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:31","name":"[2/2] LoongArch: bfd: Add counter to get real relax region","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/mbox/"},{"id":118766,"url":"https://patchwork.plctlab.org/api/1.2/patches/118766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:38:28","name":".noinit and .persistent alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/mbox/"},{"id":118767,"url":"https://patchwork.plctlab.org/api/1.2/patches/118767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:39:51","name":".noinit and .persistent for msp430","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/mbox/"},{"id":118801,"url":"https://patchwork.plctlab.org/api/1.2/patches/118801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T03:54:33","name":"Support NEXT_SECTION in ALIGNOF and SIZEOF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/mbox/"},{"id":119149,"url":"https://patchwork.plctlab.org/api/1.2/patches/119149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/","msgid":"<20230712124036.3385283-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-12T12:40:36","name":"[v2] RISC-V: Supports Zcb extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/mbox/"},{"id":119190,"url":"https://patchwork.plctlab.org/api/1.2/patches/119190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-07-12T13:56:54","name":"Let '\''^'\'' through the lexer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/mbox/"},{"id":119481,"url":"https://patchwork.plctlab.org/api/1.2/patches/119481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/","msgid":"<62b68369-0d02-3472-bbe6-cb627661252e@oracle.com>","list_archive_url":null,"date":"2023-07-13T02:35:06","name":"Patch for version.texi?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/mbox/"},{"id":119567,"url":"https://patchwork.plctlab.org/api/1.2/patches/119567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:32:59","name":"[1/5] Support Intel AVX-VNNI-INT16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/mbox/"},{"id":119565,"url":"https://patchwork.plctlab.org/api/1.2/patches/119565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:00","name":"[2/5] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/mbox/"},{"id":119563,"url":"https://patchwork.plctlab.org/api/1.2/patches/119563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:01","name":"[3/5] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/mbox/"},{"id":119566,"url":"https://patchwork.plctlab.org/api/1.2/patches/119566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:02","name":"[4/5] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/mbox/"},{"id":119562,"url":"https://patchwork.plctlab.org/api/1.2/patches/119562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:03","name":"[5/5] Support Intel PBNDKB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/mbox/"},{"id":119993,"url":"https://patchwork.plctlab.org/api/1.2/patches/119993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/","msgid":"<20230713153738.2638727-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-13T15:37:38","name":"gprofng: 30602 [2.41] gprofng test hangs on i686-linux-gnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":120205,"url":"https://patchwork.plctlab.org/api/1.2/patches/120205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:34:41","name":"AIX_WEAK_SUPPORT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/mbox/"},{"id":120206,"url":"https://patchwork.plctlab.org/api/1.2/patches/120206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:20","name":"More tidies to objcopy archive handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/mbox/"},{"id":120207,"url":"https://patchwork.plctlab.org/api/1.2/patches/120207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:48","name":"Fix loongarch build with gcc-4.5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/mbox/"},{"id":120208,"url":"https://patchwork.plctlab.org/api/1.2/patches/120208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:36:51","name":"Make the default gas symbol hash table larger","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/mbox/"},{"id":120326,"url":"https://patchwork.plctlab.org/api/1.2/patches/120326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/","msgid":"<2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com>","list_archive_url":null,"date":"2023-07-14T08:22:56","name":"'\''make pdf'\'' fails due to: [PATCH] Let '\''^'\'' through the lexer]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/mbox/"},{"id":120394,"url":"https://patchwork.plctlab.org/api/1.2/patches/120394/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/","msgid":"<40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:17","name":"[1/2] x86: simplify disassembly of LAR/LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/mbox/"},{"id":120395,"url":"https://patchwork.plctlab.org/api/1.2/patches/120395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/","msgid":"<7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:39","name":"[2/2] x86: adjust disassembly of insns operating on selector values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/mbox/"},{"id":120981,"url":"https://patchwork.plctlab.org/api/1.2/patches/120981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-16T23:07:57","name":"PR10957, Missing option to really print section+offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/mbox/"},{"id":121117,"url":"https://patchwork.plctlab.org/api/1.2/patches/121117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:28","name":"[1/2] LoongArch: Fix instruction immediate bug caused by sign-extend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/mbox/"},{"id":121118,"url":"https://patchwork.plctlab.org/api/1.2/patches/121118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:29","name":"[2/2] LoongArch: Fix immediate overflow check bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/mbox/"},{"id":121130,"url":"https://patchwork.plctlab.org/api/1.2/patches/121130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/","msgid":"<20230717084146.7978-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-07-17T08:41:46","name":"[gdb/build] Fix Wlto-type-mismatch in opcodes/ft32-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/mbox/"},{"id":121835,"url":"https://patchwork.plctlab.org/api/1.2/patches/121835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/","msgid":"<20230718075412.1304548-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T07:54:12","name":"[v2] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/mbox/"},{"id":121848,"url":"https://patchwork.plctlab.org/api/1.2/patches/121848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/","msgid":"<20230718080915.1391780-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:09:15","name":"[v2] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/mbox/"},{"id":121854,"url":"https://patchwork.plctlab.org/api/1.2/patches/121854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/","msgid":"<20230718081358.1394673-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:13:58","name":"[v2] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/mbox/"},{"id":122353,"url":"https://patchwork.plctlab.org/api/1.2/patches/122353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:07","name":"gas 32-bit host compile warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/mbox/"},{"id":122354,"url":"https://patchwork.plctlab.org/api/1.2/patches/122354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:45","name":"Build all the objdump extensions with --enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/mbox/"},{"id":122355,"url":"https://patchwork.plctlab.org/api/1.2/patches/122355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:41:25","name":"Tidy binutils configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/mbox/"},{"id":122356,"url":"https://patchwork.plctlab.org/api/1.2/patches/122356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:42:10","name":"[GOLD,PowerPC64] Debug info relocation overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/mbox/"},{"id":122359,"url":"https://patchwork.plctlab.org/api/1.2/patches/122359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/","msgid":"<20230719021721.776961-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-19T02:17:21","name":"LoongArch: ld: Simplify inserting IRELATIVE relocations to .rela.dyn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/mbox/"},{"id":122541,"url":"https://patchwork.plctlab.org/api/1.2/patches/122541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/","msgid":"<0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org>","list_archive_url":null,"date":"2023-07-19T10:54:58","name":"objcopy embeds the current time and ignores SOURCE_DATE_EPOCH making the output unreproducible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/mbox/"},{"id":123087,"url":"https://patchwork.plctlab.org/api/1.2/patches/123087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/","msgid":"<20230720083213.2280286-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-20T08:32:13","name":"Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/mbox/"},{"id":123319,"url":"https://patchwork.plctlab.org/api/1.2/patches/123319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2023-07-20T14:39:14","name":"xtensa: add dynconfig option for ld/gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/mbox/"},{"id":123564,"url":"https://patchwork.plctlab.org/api/1.2/patches/123564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/","msgid":"<20230721053218.16817-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-07-21T05:32:18","name":"RISC-V: Fix wrongly inserted IRELATIVE relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/mbox/"},{"id":123611,"url":"https://patchwork.plctlab.org/api/1.2/patches/123611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/","msgid":"<32719c54-c66a-384e-d570-ebefe607e3e9@suse.com>","list_archive_url":null,"date":"2023-07-21T07:12:50","name":"[RFC] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/mbox/"},{"id":123632,"url":"https://patchwork.plctlab.org/api/1.2/patches/123632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:50","name":"[1/7] kvx: Add bf files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/mbox/"},{"id":123627,"url":"https://patchwork.plctlab.org/api/1.2/patches/123627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:51","name":"[2/7] kvx: Add binutils files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/mbox/"},{"id":123629,"url":"https://patchwork.plctlab.org/api/1.2/patches/123629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:53","name":"[4/7] kvx: Add ld files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/mbox/"},{"id":123635,"url":"https://patchwork.plctlab.org/api/1.2/patches/123635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-6-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:54","name":"[5/7] kvx: Add include files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/mbox/"},{"id":123631,"url":"https://patchwork.plctlab.org/api/1.2/patches/123631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:56","name":"[7/7] kvx: Add toplevel files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/mbox/"},{"id":123757,"url":"https://patchwork.plctlab.org/api/1.2/patches/123757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/","msgid":"<20230721103336.22880-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T10:33:36","name":"[COMMITTED] DesCGENization of the BPF binutils port","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/mbox/"},{"id":123835,"url":"https://patchwork.plctlab.org/api/1.2/patches/123835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/","msgid":"<20230721124052.1374-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T12:40:52","name":"[COMMITTED] bpf: add missing bpf-dis.c to opcodes/Makefile.am","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/mbox/"},{"id":123913,"url":"https://patchwork.plctlab.org/api/1.2/patches/123913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/","msgid":"","list_archive_url":null,"date":"2023-07-21T15:16:20","name":"[1/1] gas: add new command line option --no-group-check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/mbox/"},{"id":123924,"url":"https://patchwork.plctlab.org/api/1.2/patches/123924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/","msgid":"<20230721152656.4122973-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-21T15:26:56","name":"NEWS: record mips*64 CPU name and -gnuabi64 ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/mbox/"},{"id":124044,"url":"https://patchwork.plctlab.org/api/1.2/patches/124044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/","msgid":"<20230721175855.6460-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T17:58:55","name":"bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/mbox/"},{"id":124045,"url":"https://patchwork.plctlab.org/api/1.2/patches/124045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/","msgid":"<20230721180158.8573-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:01:58","name":"[COMMITTED,1/2] bpf: opcodes, gas: support for signed register move V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/mbox/"},{"id":124046,"url":"https://patchwork.plctlab.org/api/1.2/patches/124046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/","msgid":"<20230721180220.8632-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:02:20","name":"[COMMITTED,2/2] bpf: opcodes, gas: support for signed load V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/mbox/"},{"id":124061,"url":"https://patchwork.plctlab.org/api/1.2/patches/124061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/","msgid":"<20230721185459.7125-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:54:59","name":"[v2] bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/mbox/"},{"id":124567,"url":"https://patchwork.plctlab.org/api/1.2/patches/124567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/","msgid":"<20230723232249.15739-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-23T23:22:49","name":"bpf: add support for jal/gotol jump instruction with 32-bit target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/mbox/"},{"id":124569,"url":"https://patchwork.plctlab.org/api/1.2/patches/124569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/","msgid":"<20230724001401.2253-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:14:01","name":"[COMMITTED] bpf: gas, opcodes: fix pseudoc syntax for MOVS* and LDXS* insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/mbox/"},{"id":124571,"url":"https://patchwork.plctlab.org/api/1.2/patches/124571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/","msgid":"<20230724005651.15597-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:56:51","name":"[COMMITTED] bpf: gas, include, opcode: add suppor for instructions BSWAP{16, 32, 64}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/mbox/"},{"id":124583,"url":"https://patchwork.plctlab.org/api/1.2/patches/124583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/","msgid":"<18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T02:52:16","name":"RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124611,"url":"https://patchwork.plctlab.org/api/1.2/patches/124611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/","msgid":"<20230724052442.498966-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T05:24:42","name":"RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/mbox/"},{"id":124618,"url":"https://patchwork.plctlab.org/api/1.2/patches/124618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:51","name":"[1/2] RISC-V: Prohibit the '\''Zcf'\'' extension on RV64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124619,"url":"https://patchwork.plctlab.org/api/1.2/patches/124619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:52","name":"[2/2] RISC-V: Implications from '\''Zc[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124661,"url":"https://patchwork.plctlab.org/api/1.2/patches/124661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/","msgid":"<20230724074904.637833-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T07:49:04","name":"RISC-V: Add '\''Zacas'\'' extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/mbox/"},{"id":125259,"url":"https://patchwork.plctlab.org/api/1.2/patches/125259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/","msgid":"<695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T01:56:28","name":"[1/1] RISC-V: Enable RVC on \".option arch, +zca\" etc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125263,"url":"https://patchwork.plctlab.org/api/1.2/patches/125263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:44","name":"[1/2] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125264,"url":"https://patchwork.plctlab.org/api/1.2/patches/125264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:45","name":"[2/2] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125265,"url":"https://patchwork.plctlab.org/api/1.2/patches/125265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T02:35:10","name":"[v2] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125496,"url":"https://patchwork.plctlab.org/api/1.2/patches/125496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/","msgid":"<20230725104738.8619-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-25T10:47:38","name":"RISC-V: Remove redundant RVV opcode definitions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/mbox/"},{"id":125567,"url":"https://patchwork.plctlab.org/api/1.2/patches/125567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T12:19:34","name":"[1/1] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/mbox/"},{"id":125798,"url":"https://patchwork.plctlab.org/api/1.2/patches/125798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/","msgid":"<20230725203805.9376-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:38:05","name":"bpf: Update atomic instruction pseudo-C syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/mbox/"},{"id":125799,"url":"https://patchwork.plctlab.org/api/1.2/patches/125799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/","msgid":"<20230725204142.9462-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:41:42","name":"bpf: Add atomic compare-and-exchange instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/mbox/"},{"id":125800,"url":"https://patchwork.plctlab.org/api/1.2/patches/125800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/","msgid":"<20230725204435.9560-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:44:35","name":"bpf: accept # as an inline comment char","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/mbox/"},{"id":125996,"url":"https://patchwork.plctlab.org/api/1.2/patches/125996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/","msgid":"<12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T00:05:53","name":"[v4,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126009,"url":"https://patchwork.plctlab.org/api/1.2/patches/126009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:17","name":"Regen bpf opcodes POTFILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/mbox/"},{"id":126010,"url":"https://patchwork.plctlab.org/api/1.2/patches/126010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:43","name":"bpf: format not a string literal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/mbox/"},{"id":126011,"url":"https://patchwork.plctlab.org/api/1.2/patches/126011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:43:56","name":"Don'\''t warn on .attach_to_group to same group","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/mbox/"},{"id":126013,"url":"https://patchwork.plctlab.org/api/1.2/patches/126013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:15","name":"[GOLD] reporting local symbol names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/mbox/"},{"id":126014,"url":"https://patchwork.plctlab.org/api/1.2/patches/126014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:57","name":"PR30657, gprof heap buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/mbox/"},{"id":126031,"url":"https://patchwork.plctlab.org/api/1.2/patches/126031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/","msgid":"<5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T01:51:15","name":"RISC-V: Add actual '\''Zvkt'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126042,"url":"https://patchwork.plctlab.org/api/1.2/patches/126042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/","msgid":"<20230726032206.494326-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T03:22:06","name":"RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/mbox/"},{"id":126208,"url":"https://patchwork.plctlab.org/api/1.2/patches/126208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:21","name":"[v2,1/2] RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/mbox/"},{"id":126207,"url":"https://patchwork.plctlab.org/api/1.2/patches/126207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:22","name":"[2/2] RISC-V: Support Zcmp cm.mv instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/mbox/"},{"id":126233,"url":"https://patchwork.plctlab.org/api/1.2/patches/126233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/","msgid":"<20230726094059.25399-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T09:40:59","name":"[COMMITTED] bpf: fix register NEG[32] instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/mbox/"},{"id":126342,"url":"https://patchwork.plctlab.org/api/1.2/patches/126342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/","msgid":"<20230726130342.12119-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T13:03:42","name":"[COMMITTED] bpf: gas: add negi and neg32i tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/mbox/"},{"id":126575,"url":"https://patchwork.plctlab.org/api/1.2/patches/126575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:19","name":"[RFC,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126576,"url":"https://patchwork.plctlab.org/api/1.2/patches/126576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:20","name":"[RFC,2/3] RISC-V: Add complex implications from '\''C'\''+'\''[DF]'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126577,"url":"https://patchwork.plctlab.org/api/1.2/patches/126577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"<8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-27T00:30:21","name":"[RFC,3/3] RISC-V: \".option norvc\" to disable '\''C'\'' and subsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126719,"url":"https://patchwork.plctlab.org/api/1.2/patches/126719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/","msgid":"<20230727071550.1814187-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-27T07:15:50","name":"Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/mbox/"},{"id":126884,"url":"https://patchwork.plctlab.org/api/1.2/patches/126884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:07","name":"[1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/mbox/"},{"id":126885,"url":"https://patchwork.plctlab.org/api/1.2/patches/126885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:08","name":"[2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/mbox/"},{"id":126984,"url":"https://patchwork.plctlab.org/api/1.2/patches/126984/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:09:22","name":"sh: uninitialised sh_operand_info.type in get_specific","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/mbox/"},{"id":126985,"url":"https://patchwork.plctlab.org/api/1.2/patches/126985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:10:19","name":"/DISCARD/ in ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/mbox/"},{"id":127033,"url":"https://patchwork.plctlab.org/api/1.2/patches/127033/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/","msgid":"<20230727154405.3013782-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-27T15:44:05","name":"gprofng: create a list of available views","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":127060,"url":"https://patchwork.plctlab.org/api/1.2/patches/127060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-07-27T16:48:24","name":"RISC-V: Do not gp relax against an ABS symbol if it is far away.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":127297,"url":"https://patchwork.plctlab.org/api/1.2/patches/127297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T03:37:34","name":"[COMMITTED] Fix typo in riscv-dis.c comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127316,"url":"https://patchwork.plctlab.org/api/1.2/patches/127316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:39:56","name":"coff/pe/xcoff and --extract-symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/mbox/"},{"id":127317,"url":"https://patchwork.plctlab.org/api/1.2/patches/127317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:40:27","name":"Fix recent x86 pe/coff testsuite regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/mbox/"},{"id":127318,"url":"https://patchwork.plctlab.org/api/1.2/patches/127318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:41:05","name":"ldscripts/empty-address vs. xcoff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/mbox/"},{"id":127320,"url":"https://patchwork.plctlab.org/api/1.2/patches/127320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:32","name":"[committed,01/16] Revert \"MIPS: support mips*64 as CPU and gnuabi64 as ABI\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/mbox/"},{"id":127321,"url":"https://patchwork.plctlab.org/api/1.2/patches/127321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:38","name":"[committed,02/16] MIPS/LD: Include n64 `.interp'\'' with INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/mbox/"},{"id":127322,"url":"https://patchwork.plctlab.org/api/1.2/patches/127322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:42","name":"[committed,03/16] MIPS/GAS/testsuite: Disable compact EH #7 tests with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/mbox/"},{"id":127325,"url":"https://patchwork.plctlab.org/api/1.2/patches/127325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:47","name":"[committed,04/16] MIPS/LD/testsuite: Fix unaligned JALX failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/mbox/"},{"id":127327,"url":"https://patchwork.plctlab.org/api/1.2/patches/127327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:51","name":"[committed,05/16] MIPS/LD/testsuite: Fix JALR relaxation test failure with IRIX 6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/mbox/"},{"id":127323,"url":"https://patchwork.plctlab.org/api/1.2/patches/127323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:55","name":"[committed,06/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with IRIX targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/mbox/"},{"id":127331,"url":"https://patchwork.plctlab.org/api/1.2/patches/127331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:02","name":"[committed,07/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/mbox/"},{"id":127324,"url":"https://patchwork.plctlab.org/api/1.2/patches/127324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:07","name":"[committed,08/16] MIPS/LD/testsuite: Run `got-dump-1'\'' for o32/n32 ABIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/mbox/"},{"id":127326,"url":"https://patchwork.plctlab.org/api/1.2/patches/127326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:12","name":"[committed,09/16] MIPS/GAS/testsuite: Force o32 for tests expecting 32-bit addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/mbox/"},{"id":127329,"url":"https://patchwork.plctlab.org/api/1.2/patches/127329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:16","name":"[committed,10/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test n64 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/mbox/"},{"id":127328,"url":"https://patchwork.plctlab.org/api/1.2/patches/127328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:20","name":"[committed,11/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test IRIX 6 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/mbox/"},{"id":127330,"url":"https://patchwork.plctlab.org/api/1.2/patches/127330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:24","name":"[committed,12/16] testsuite: Also discard the `.MIPS.options'\'' section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/mbox/"},{"id":127333,"url":"https://patchwork.plctlab.org/api/1.2/patches/127333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:28","name":"[committed,13/16] MIPS/testsuite: Handle 64-bit addresses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/mbox/"},{"id":127334,"url":"https://patchwork.plctlab.org/api/1.2/patches/127334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:33","name":"[committed,14/16] testsuite: Handle composed R_MIPS_NONE relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/mbox/"},{"id":127335,"url":"https://patchwork.plctlab.org/api/1.2/patches/127335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:37","name":"[committed,15/16] MIPS/GAS/testsuite: Fix n64 compact EH failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/mbox/"},{"id":127332,"url":"https://patchwork.plctlab.org/api/1.2/patches/127332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:42","name":"[committed,16/16] MIPS: Support `-gnuabi64'\'' target triplet suffix for 64-bit Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/mbox/"},{"id":127491,"url":"https://patchwork.plctlab.org/api/1.2/patches/127491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T09:52:32","name":"gas: amend X_unsigned uses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/mbox/"},{"id":127697,"url":"https://patchwork.plctlab.org/api/1.2/patches/127697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/","msgid":"<20230728152042.401562-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T15:20:34","name":"ld: Fix test failures with --enable-textrel-check=error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/mbox/"},{"id":127730,"url":"https://patchwork.plctlab.org/api/1.2/patches/127730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/","msgid":"<20230728162440.32565-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-28T16:24:40","name":"[COMMITTED] bpf: gas: support relaxation of V4 jump instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/mbox/"},{"id":127831,"url":"https://patchwork.plctlab.org/api/1.2/patches/127831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/","msgid":"<20230728185504.2455308-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T18:55:01","name":"ld: fix typo in --enable-warn-rwx-segments help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/mbox/"},{"id":127957,"url":"https://patchwork.plctlab.org/api/1.2/patches/127957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-29T01:56:18","name":"[REVIEW,ONLY,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127958,"url":"https://patchwork.plctlab.org/api/1.2/patches/127958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:19","name":"[REVIEW,ONLY,2/3] MOCK: RISC-V: Add '\''Zce'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127959,"url":"https://patchwork.plctlab.org/api/1.2/patches/127959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:20","name":"[REVIEW,ONLY,3/3] MOCK: RISC-V: Tests for '\''Zce'\'' implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128259,"url":"https://patchwork.plctlab.org/api/1.2/patches/128259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/","msgid":"<20230730190907.22720-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T19:09:07","name":"[COMMITTED] bpf: gas: add field overflow checking to the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/mbox/"},{"id":128281,"url":"https://patchwork.plctlab.org/api/1.2/patches/128281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/","msgid":"<20230730204712.10563-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T20:47:12","name":"[COMMITTED] bpf: include, bfd, opcodes: add EF_BPF_CPUVER ELF header flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/mbox/"},{"id":128555,"url":"https://patchwork.plctlab.org/api/1.2/patches/128555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/","msgid":"<55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-31T10:25:03","name":"[COMMITTED] RISC-V: Fix typo in the test case name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128692,"url":"https://patchwork.plctlab.org/api/1.2/patches/128692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/","msgid":"<20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com>","list_archive_url":null,"date":"2023-07-31T13:44:22","name":"gas: rework timestamp preservation on doc/asconfig.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/mbox/"},{"id":28,"url":"https://patchwork.plctlab.org/api/1.2/bundles/28/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-08","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":128888,"url":"https://patchwork.plctlab.org/api/1.2/patches/128888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/","msgid":"<20230731223140.3343971-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-07-31T22:31:40","name":"gprofng: Fix build with 64bit file offset on 32bit machines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/mbox/"},{"id":129513,"url":"https://patchwork.plctlab.org/api/1.2/patches/129513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:27:59","name":"Don'\''t declare xmalloc or xrealloc in bucomm.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/mbox/"},{"id":129514,"url":"https://patchwork.plctlab.org/api/1.2/patches/129514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:29:06","name":"Don'\''t declare xmalloc and others in ldmisc.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/mbox/"},{"id":129965,"url":"https://patchwork.plctlab.org/api/1.2/patches/129965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/","msgid":"<20230802164720.519587-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-08-02T16:47:20","name":"Remove PEI_HEADERS define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/mbox/"},{"id":130219,"url":"https://patchwork.plctlab.org/api/1.2/patches/130219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/","msgid":"<92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:03:51","name":"[1/1] RISC-V: Imply '\''Zicsr'\'' from '\''Zve32x'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130222,"url":"https://patchwork.plctlab.org/api/1.2/patches/130222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:53","name":"[REVIEW,ONLY,1/4] UNRATIFIED RISC-V: Add '\''Zfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130223,"url":"https://patchwork.plctlab.org/api/1.2/patches/130223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:54","name":"[REVIEW,ONLY,2/4] UNRATIFIED RISC-V: Add '\''Zvfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130227,"url":"https://patchwork.plctlab.org/api/1.2/patches/130227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:55","name":"[REVIEW,ONLY,3/4] UNRATIFIED RISC-V: Add '\''Zvfbfwma'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130226,"url":"https://patchwork.plctlab.org/api/1.2/patches/130226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:56","name":"[REVIEW,ONLY,4/4] RISC-V: Tentative \".bfloat16\" assembly support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130237,"url":"https://patchwork.plctlab.org/api/1.2/patches/130237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T01:19:19","name":"RISC-V: Remove support for non-existing '\''Zve32d'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130312,"url":"https://patchwork.plctlab.org/api/1.2/patches/130312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T06:00:03","name":"RISC-V: Add support for '\''Zvfh'\'' and '\''Zvfhmin'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130313,"url":"https://patchwork.plctlab.org/api/1.2/patches/130313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/","msgid":"<8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T06:00:56","name":"RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130371,"url":"https://patchwork.plctlab.org/api/1.2/patches/130371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/","msgid":"<860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T08:04:11","name":"[v2] RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130501,"url":"https://patchwork.plctlab.org/api/1.2/patches/130501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:42:25","name":"objdump, nm: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/mbox/"},{"id":130502,"url":"https://patchwork.plctlab.org/api/1.2/patches/130502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:01","name":"cris: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/mbox/"},{"id":130506,"url":"https://patchwork.plctlab.org/api/1.2/patches/130506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:42","name":"wrstabs: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/mbox/"},{"id":130509,"url":"https://patchwork.plctlab.org/api/1.2/patches/130509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:11","name":"dlltool: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/mbox/"},{"id":130504,"url":"https://patchwork.plctlab.org/api/1.2/patches/130504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:39","name":"resrc: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/mbox/"},{"id":130514,"url":"https://patchwork.plctlab.org/api/1.2/patches/130514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:11","name":"gprof: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/mbox/"},{"id":130507,"url":"https://patchwork.plctlab.org/api/1.2/patches/130507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:37","name":"ld: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/mbox/"},{"id":130510,"url":"https://patchwork.plctlab.org/api/1.2/patches/130510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:03","name":"xtensa: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/mbox/"},{"id":130512,"url":"https://patchwork.plctlab.org/api/1.2/patches/130512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:40","name":"arm: sanitizer stringop-overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/mbox/"},{"id":130515,"url":"https://patchwork.plctlab.org/api/1.2/patches/130515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:11","name":"cris: sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/mbox/"},{"id":130517,"url":"https://patchwork.plctlab.org/api/1.2/patches/130517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:37","name":"binutils sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/mbox/"},{"id":130521,"url":"https://patchwork.plctlab.org/api/1.2/patches/130521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:48:17","name":"readelf sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/mbox/"},{"id":130524,"url":"https://patchwork.plctlab.org/api/1.2/patches/130524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/","msgid":"<20230803115107.63736-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-08-03T11:51:07","name":"RISC-V: Use tp as gp when no TLS is used.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/mbox/"},{"id":130844,"url":"https://patchwork.plctlab.org/api/1.2/patches/130844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/","msgid":"<20230803203339.822435-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-03T20:33:39","name":"gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":131007,"url":"https://patchwork.plctlab.org/api/1.2/patches/131007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:03","name":"PR30697, ppc32 mix of local-dynamic and global-dynamic TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/mbox/"},{"id":131008,"url":"https://patchwork.plctlab.org/api/1.2/patches/131008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:32","name":"ppc: sanity check writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/mbox/"},{"id":131118,"url":"https://patchwork.plctlab.org/api/1.2/patches/131118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/","msgid":"<190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com>","list_archive_url":null,"date":"2023-08-04T11:48:40","name":"[v2] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/mbox/"},{"id":131128,"url":"https://patchwork.plctlab.org/api/1.2/patches/131128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-04T12:00:57","name":"RISC-V: move various alias entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/mbox/"},{"id":131235,"url":"https://patchwork.plctlab.org/api/1.2/patches/131235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/","msgid":"<0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com>","list_archive_url":null,"date":"2023-08-04T16:18:06","name":"as: Fix typo in manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/mbox/"},{"id":131556,"url":"https://patchwork.plctlab.org/api/1.2/patches/131556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-06T01:53:10","name":"RISC-V: Fix opcode entries of \"vmsge{,u}.vx\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131668,"url":"https://patchwork.plctlab.org/api/1.2/patches/131668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/","msgid":"<1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-07T05:13:08","name":"RISC-V: Support extension version number 0.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131694,"url":"https://patchwork.plctlab.org/api/1.2/patches/131694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/","msgid":"<296de87b-cb6d-004e-bedc-d509c6361080@suse.com>","list_archive_url":null,"date":"2023-08-07T07:00:08","name":"RISC-V: move comment describing rules for riscv_opcodes[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/mbox/"},{"id":131805,"url":"https://patchwork.plctlab.org/api/1.2/patches/131805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/","msgid":"<20230807111029.2320238-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:04","name":"[01/45] *: Regenerate autoconf and aclocal files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/mbox/"},{"id":131802,"url":"https://patchwork.plctlab.org/api/1.2/patches/131802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/","msgid":"<20230807111029.2320238-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:05","name":"[02/45] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/mbox/"},{"id":131808,"url":"https://patchwork.plctlab.org/api/1.2/patches/131808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/","msgid":"<20230807111029.2320238-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:06","name":"[03/45] c++: source position of lambda captures [PR84471]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/mbox/"},{"id":131823,"url":"https://patchwork.plctlab.org/api/1.2/patches/131823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/","msgid":"<20230807111029.2320238-5-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:07","name":"[04/45] Updated constants from ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/mbox/"},{"id":131803,"url":"https://patchwork.plctlab.org/api/1.2/patches/131803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/","msgid":"<20230807111029.2320238-6-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:08","name":"[05/45] LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/mbox/"},{"id":131813,"url":"https://patchwork.plctlab.org/api/1.2/patches/131813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/","msgid":"<20230807111029.2320238-7-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:09","name":"[06/45] Darwin : Update libtool and dependencies for Darwin20 [PR97865]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/mbox/"},{"id":131812,"url":"https://patchwork.plctlab.org/api/1.2/patches/131812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/","msgid":"<20230807111029.2320238-8-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:10","name":"[07/45] configure: Do not build the ununsed libffi shared library.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/mbox/"},{"id":131830,"url":"https://patchwork.plctlab.org/api/1.2/patches/131830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/","msgid":"<20230807111029.2320238-9-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:11","name":"[08/45] configure: When host-shared, pass --with-pic to in-tree lib configs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/mbox/"},{"id":131821,"url":"https://patchwork.plctlab.org/api/1.2/patches/131821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/","msgid":"<20230807111029.2320238-10-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:12","name":"[09/45] configure: Implement --enable-host-pie","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/mbox/"},{"id":131817,"url":"https://patchwork.plctlab.org/api/1.2/patches/131817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/","msgid":"<20230807111029.2320238-11-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:13","name":"[10/45] configure: Only create serdep.tmp if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/mbox/"},{"id":131826,"url":"https://patchwork.plctlab.org/api/1.2/patches/131826/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/","msgid":"<20230807111029.2320238-12-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:14","name":"[11/45] configure, Darwin: Ensure overrides to host-pie are passed to gcc configure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/mbox/"},{"id":131838,"url":"https://patchwork.plctlab.org/api/1.2/patches/131838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/","msgid":"<20230807111029.2320238-13-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:15","name":"[12/45] Remove support for Intel MIC offloading","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/mbox/"},{"id":131869,"url":"https://patchwork.plctlab.org/api/1.2/patches/131869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/","msgid":"<20230807111029.2320238-14-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:16","name":"[13/45] configure: use OBJDUMP determined by libtool [PR95648]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/mbox/"},{"id":131860,"url":"https://patchwork.plctlab.org/api/1.2/patches/131860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/","msgid":"<20230807111029.2320238-15-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:17","name":"[14/45] configure: Account CXXFLAGS in gcc-plugin.m4.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/mbox/"},{"id":131840,"url":"https://patchwork.plctlab.org/api/1.2/patches/131840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/","msgid":"<20230807111029.2320238-16-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:18","name":"[15/45] Add TFLAGS to gcc'\''s GCC_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/mbox/"},{"id":131850,"url":"https://patchwork.plctlab.org/api/1.2/patches/131850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/","msgid":"<20230807111029.2320238-17-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:19","name":"[16/45] Merge modula-2 front end onto gcc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/mbox/"},{"id":131870,"url":"https://patchwork.plctlab.org/api/1.2/patches/131870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/","msgid":"<20230807111029.2320238-18-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:20","name":"[17/45] sync toplevel with GCC: drop 32b PA-RISC on HPUX in GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/mbox/"},{"id":131847,"url":"https://patchwork.plctlab.org/api/1.2/patches/131847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/","msgid":"<20230807111029.2320238-19-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:21","name":"[18/45] Fix PR bootstrap/102389: --with-build-config=bootstrap-lto is broken","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/mbox/"},{"id":131828,"url":"https://patchwork.plctlab.org/api/1.2/patches/131828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/","msgid":"<20230807111029.2320238-20-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:22","name":"[19/45] gcc: Add '\''mcf'\'' thread model support from mcfgthread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/mbox/"},{"id":131829,"url":"https://patchwork.plctlab.org/api/1.2/patches/131829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/","msgid":"<20230807111029.2320238-21-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:23","name":"[20/45] Darwin, config: Revise host config fragment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/mbox/"},{"id":131843,"url":"https://patchwork.plctlab.org/api/1.2/patches/131843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/","msgid":"<20230807111029.2320238-22-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:24","name":"[21/45] configure: Allow host fragments to react to --enable-host-shared.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/mbox/"},{"id":131873,"url":"https://patchwork.plctlab.org/api/1.2/patches/131873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/","msgid":"<20230807111029.2320238-23-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:25","name":"[22/45] mh-mingw: Set __USE_MINGW_ACCESS in missed C++ flags variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/mbox/"},{"id":131839,"url":"https://patchwork.plctlab.org/api/1.2/patches/131839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/","msgid":"<20230807111029.2320238-24-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:26","name":"[23/45] mh-mingw: drop unused BOOT_CXXFLAGS variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/mbox/"},{"id":131842,"url":"https://patchwork.plctlab.org/api/1.2/patches/131842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/","msgid":"<20230807111029.2320238-25-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:27","name":"[24/45] config-ml.in: Suppress output from multi-do recipes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/mbox/"},{"id":131939,"url":"https://patchwork.plctlab.org/api/1.2/patches/131939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/","msgid":"<20230807111029.2320238-26-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:28","name":"[25/45] Add D front-end, libphobos library, and D2 testsuite.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/mbox/"},{"id":131851,"url":"https://patchwork.plctlab.org/api/1.2/patches/131851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/","msgid":"<20230807111029.2320238-27-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:29","name":"[26/45] MSP430: Add -fno-exceptions multilib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/mbox/"},{"id":131879,"url":"https://patchwork.plctlab.org/api/1.2/patches/131879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/","msgid":"<20230807111029.2320238-28-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:30","name":"[27/45] gcc: xtensa: add XCHAL_HAVE_{CLAMPS, DEPBITS, EXCLUSIVE, XEA3} to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/mbox/"},{"id":131857,"url":"https://patchwork.plctlab.org/api/1.2/patches/131857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/","msgid":"<20230807111029.2320238-29-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:31","name":"[28/45] gcc: xtensa: add data alignment properties to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/mbox/"},{"id":131883,"url":"https://patchwork.plctlab.org/api/1.2/patches/131883/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/","msgid":"<20230807111029.2320238-30-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:32","name":"[29/45] toplevel: reconcile few divergences with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/mbox/"},{"id":131844,"url":"https://patchwork.plctlab.org/api/1.2/patches/131844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/","msgid":"<20230807111029.2320238-31-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:33","name":"[30/45] Generic configury support for shared libs on VxWorks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/mbox/"},{"id":131861,"url":"https://patchwork.plctlab.org/api/1.2/patches/131861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/","msgid":"<20230807111029.2320238-32-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:34","name":"[31/45] Fix hppa64-hpux11 build to remove source paths from embedded path.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/mbox/"},{"id":131884,"url":"https://patchwork.plctlab.org/api/1.2/patches/131884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/","msgid":"<20230807111029.2320238-33-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:35","name":"[32/45] libtool.m4: Sort output of '\''find'\'' to enable deterministic builds.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/mbox/"},{"id":131846,"url":"https://patchwork.plctlab.org/api/1.2/patches/131846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/","msgid":"<20230807111029.2320238-34-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:36","name":"[33/45,ARM/FDPIC,v6,02/24,ARM] FDPIC: Handle arm*-*-uclinuxfdpiceabi in configure scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/mbox/"},{"id":131845,"url":"https://patchwork.plctlab.org/api/1.2/patches/131845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/","msgid":"<20230807111029.2320238-35-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:37","name":"[34/45] Do not use HAVE_DOS_BASED_FILE_SYSTEM for Cygwin.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/mbox/"},{"id":131864,"url":"https://patchwork.plctlab.org/api/1.2/patches/131864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/","msgid":"<20230807111029.2320238-36-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:38","name":"[35/45] Makefile.def: drop remnants of unused libelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/mbox/"},{"id":131891,"url":"https://patchwork.plctlab.org/api/1.2/patches/131891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/","msgid":"<20230807111029.2320238-37-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:39","name":"[36/45] d: Import dmd b8384668f, druntime e6caaab9, phobos 5ab9ad256 (v2.098.0-beta.1)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/mbox/"},{"id":131876,"url":"https://patchwork.plctlab.org/api/1.2/patches/131876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/","msgid":"<20230807111029.2320238-38-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:40","name":"[37/45] Collect both user and kernel events for autofdo tests and autoprofiledbootstrap","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/mbox/"},{"id":131887,"url":"https://patchwork.plctlab.org/api/1.2/patches/131887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/","msgid":"<20230807111029.2320238-39-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:41","name":"[38/45] Fix collection and processing of autoprofile data for target libs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/mbox/"},{"id":131881,"url":"https://patchwork.plctlab.org/api/1.2/patches/131881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/","msgid":"<20230807111029.2320238-40-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:42","name":"[39/45] Fix autoprofiledbootstrap build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/mbox/"},{"id":131867,"url":"https://patchwork.plctlab.org/api/1.2/patches/131867/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/","msgid":"<20230807111029.2320238-41-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:43","name":"[40/45] Disable warnings as errors for STAGEautofeedback.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/mbox/"},{"id":131848,"url":"https://patchwork.plctlab.org/api/1.2/patches/131848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/","msgid":"<20230807111029.2320238-42-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:44","name":"[41/45] Revert \"Fix PR 67102: Add libstdc++ dependancy to libffi\" [PR67102]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/mbox/"},{"id":131892,"url":"https://patchwork.plctlab.org/api/1.2/patches/131892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/","msgid":"<20230807111029.2320238-43-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:45","name":"[42/45] PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/mbox/"},{"id":131885,"url":"https://patchwork.plctlab.org/api/1.2/patches/131885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/","msgid":"<20230807111029.2320238-44-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:46","name":"[43/45] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/mbox/"},{"id":131871,"url":"https://patchwork.plctlab.org/api/1.2/patches/131871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/","msgid":"<20230807111029.2320238-45-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:47","name":"[44/45] Use substituted GDCFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/mbox/"},{"id":131894,"url":"https://patchwork.plctlab.org/api/1.2/patches/131894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/","msgid":"<20230807111029.2320238-46-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:48","name":"[45/45] toplevel: Substitute GDCFLAGS instead of using CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/mbox/"},{"id":132289,"url":"https://patchwork.plctlab.org/api/1.2/patches/132289/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/","msgid":"<20230807172603.33596-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-07T17:26:03","name":"ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/mbox/"},{"id":132464,"url":"https://patchwork.plctlab.org/api/1.2/patches/132464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/","msgid":"<77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T00:24:04","name":"[v3,1/1] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132471,"url":"https://patchwork.plctlab.org/api/1.2/patches/132471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/","msgid":"<20230808012403.1650515-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:23:59","name":"[1/2] ld: Fix relocatable.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/mbox/"},{"id":132472,"url":"https://patchwork.plctlab.org/api/1.2/patches/132472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/","msgid":"<20230808012403.1650515-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:24:00","name":"[2/2] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/mbox/"},{"id":132498,"url":"https://patchwork.plctlab.org/api/1.2/patches/132498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"<3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T03:17:45","name":"[RFC,1/2] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132499,"url":"https://patchwork.plctlab.org/api/1.2/patches/132499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T03:17:46","name":"[RFC,2/2] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132505,"url":"https://patchwork.plctlab.org/api/1.2/patches/132505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:16:42","name":"RISC-V: Prohibit combination of '\''E'\'' and '\''H'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132506,"url":"https://patchwork.plctlab.org/api/1.2/patches/132506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:36:27","name":"RISC-V: Update ratified '\''Ztso'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132519,"url":"https://patchwork.plctlab.org/api/1.2/patches/132519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:17","name":"[1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/mbox/"},{"id":132520,"url":"https://patchwork.plctlab.org/api/1.2/patches/132520/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:18","name":"[2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/mbox/"},{"id":132524,"url":"https://patchwork.plctlab.org/api/1.2/patches/132524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/","msgid":"<780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com>","list_archive_url":null,"date":"2023-08-08T13:09:21","name":"[GAS] aarch64: Enable Cortex-A520 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/mbox/"},{"id":132526,"url":"https://patchwork.plctlab.org/api/1.2/patches/132526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-08-08T14:18:39","name":"Add basic support for RISC-V 64-bit EFI objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/mbox/"},{"id":132966,"url":"https://patchwork.plctlab.org/api/1.2/patches/132966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:13","name":"PR30724, cygwin ld performance regression since 014a602b86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/mbox/"},{"id":132968,"url":"https://patchwork.plctlab.org/api/1.2/patches/132968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:56","name":"Add ld makefile dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/mbox/"},{"id":132969,"url":"https://patchwork.plctlab.org/api/1.2/patches/132969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:25:01","name":"Rename bfd_bread and bfd_bwrite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/mbox/"},{"id":133014,"url":"https://patchwork.plctlab.org/api/1.2/patches/133014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:38","name":"[v1,1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/mbox/"},{"id":133015,"url":"https://patchwork.plctlab.org/api/1.2/patches/133015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:39","name":"[v1,2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/mbox/"},{"id":133140,"url":"https://patchwork.plctlab.org/api/1.2/patches/133140/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/","msgid":"<20230809093028.562674-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T09:30:28","name":"readelf -d RELASZ excludes .rela.plt size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/mbox/"},{"id":133301,"url":"https://patchwork.plctlab.org/api/1.2/patches/133301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/","msgid":"<4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com>","list_archive_url":null,"date":"2023-08-09T15:25:02","name":"gas: purge md_elf_section_word()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/mbox/"},{"id":133380,"url":"https://patchwork.plctlab.org/api/1.2/patches/133380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/","msgid":"<20230809175337.1108580-1-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-09T17:53:38","name":"Re-map value of NT_RISCV_CSR to not collide with the value of NT_RISCV_VECTOR in Linux kernel header file '\''include/uapi/linux/elf.h'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/mbox/"},{"id":133439,"url":"https://patchwork.plctlab.org/api/1.2/patches/133439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/","msgid":"<20230809191612.12464-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-09T19:16:12","name":"bpf: use w regs in 32-bit non-fetch atomic pseudo-c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/mbox/"},{"id":133660,"url":"https://patchwork.plctlab.org/api/1.2/patches/133660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/","msgid":"<20230810022140.3030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-10T02:21:40","name":"Make sure DW_CFA_advance_loc4 is in the same frag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/mbox/"},{"id":133676,"url":"https://patchwork.plctlab.org/api/1.2/patches/133676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:33:46","name":"warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/mbox/"},{"id":133678,"url":"https://patchwork.plctlab.org/api/1.2/patches/133678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:36:41","name":"gdb: warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/mbox/"},{"id":133701,"url":"https://patchwork.plctlab.org/api/1.2/patches/133701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T06:13:24","name":"sim --enable-cgen-maint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/mbox/"},{"id":134150,"url":"https://patchwork.plctlab.org/api/1.2/patches/134150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184828.3014191-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:28","name":"[1/2] gprofng: fix typos in get_realpath() and check_executable()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134152,"url":"https://patchwork.plctlab.org/api/1.2/patches/134152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184849.3014338-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:48","name":"[2/2] gprofng: pass gprofng location to gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134237,"url":"https://patchwork.plctlab.org/api/1.2/patches/134237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-2-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:21","name":"[v2,1/2] Reset note name of NT_RISCV_CSR to \"GDB\" to be consistent with the intent described in commit db6092f3aec43ea4d10efc5ff74274f04cdc0ad6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/mbox/"},{"id":134236,"url":"https://patchwork.plctlab.org/api/1.2/patches/134236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-3-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:22","name":"[v2,2/2] Propagate NT_RISCV_VECTOR from Linux kernel headers to binutils. The value is identical to pre-existing NT_RISCV_CSR but the note names different (NT_RISCV_CSR is \"GDB\" and NT_RISCV_VECTOR is \"CORE\")","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/mbox/"},{"id":134285,"url":"https://patchwork.plctlab.org/api/1.2/patches/134285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:12","name":"[REVIEW,ONLY,1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134286,"url":"https://patchwork.plctlab.org/api/1.2/patches/134286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:13","name":"[REVIEW,ONLY,2/2] UNRATIFIED RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134307,"url":"https://patchwork.plctlab.org/api/1.2/patches/134307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-11T04:17:33","name":"[v4] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134354,"url":"https://patchwork.plctlab.org/api/1.2/patches/134354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/","msgid":"<3d540eef-9167-1559-9414-111e6c23498d@suse.com>","list_archive_url":null,"date":"2023-08-11T08:07:50","name":"gas: make S_IS_LOCAL() and S_IS_EXTERNAL() exclusive of one another","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/mbox/"},{"id":134356,"url":"https://patchwork.plctlab.org/api/1.2/patches/134356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/","msgid":"<20230811081040.20681-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-11T08:10:40","name":"LoongArch: Enable gas sort relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/mbox/"},{"id":134490,"url":"https://patchwork.plctlab.org/api/1.2/patches/134490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/","msgid":"<57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com>","list_archive_url":null,"date":"2023-08-11T13:16:21","name":"PPC: remove indirection from struct pd_reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/mbox/"},{"id":134491,"url":"https://patchwork.plctlab.org/api/1.2/patches/134491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/","msgid":"<5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com>","list_archive_url":null,"date":"2023-08-11T13:18:30","name":"RISC-V: remove indirection from register tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/mbox/"},{"id":134557,"url":"https://patchwork.plctlab.org/api/1.2/patches/134557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/","msgid":"<1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com>","list_archive_url":null,"date":"2023-08-11T15:10:56","name":"[Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/mbox/"},{"id":134791,"url":"https://patchwork.plctlab.org/api/1.2/patches/134791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/","msgid":"<59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T01:51:02","name":"RISC-V: Add \"OP_P\" to .insn named opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134863,"url":"https://patchwork.plctlab.org/api/1.2/patches/134863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-12T10:31:37","name":"PR30715, VAX: md_create_long_jump","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/mbox/"},{"id":134906,"url":"https://patchwork.plctlab.org/api/1.2/patches/134906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/","msgid":"<846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T16:28:45","name":"RISC-V: Make \"fli.h\" available to '\''Zvfh'\'' + '\''Zfa'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/mbox/"},{"id":135114,"url":"https://patchwork.plctlab.org/api/1.2/patches/135114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/","msgid":"<20230814033336.441534-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-14T03:33:29","name":"ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/mbox/"},{"id":135158,"url":"https://patchwork.plctlab.org/api/1.2/patches/135158/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/","msgid":"<20230814064535.3228154-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-14T06:45:35","name":"[v2] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/mbox/"},{"id":135190,"url":"https://patchwork.plctlab.org/api/1.2/patches/135190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-14T08:05:11","name":"Remove fall-back prune_warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/mbox/"},{"id":135358,"url":"https://patchwork.plctlab.org/api/1.2/patches/135358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T11:56:53","name":"x86: remove indirection from bx[] and di_si[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/mbox/"},{"id":135438,"url":"https://patchwork.plctlab.org/api/1.2/patches/135438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/","msgid":"<61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com>","list_archive_url":null,"date":"2023-08-14T13:48:21","name":"[1/2] gas/ELF: allow \"inheriting\" section attributes and type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/mbox/"},{"id":135439,"url":"https://patchwork.plctlab.org/api/1.2/patches/135439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:48:56","name":"[2/2] gas/ELF: widen use of $dump_opts in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/mbox/"},{"id":135442,"url":"https://patchwork.plctlab.org/api/1.2/patches/135442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:51:43","name":"bfd: correct relocation handling for objcopy COFF -> ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/mbox/"},{"id":135648,"url":"https://patchwork.plctlab.org/api/1.2/patches/135648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/","msgid":"<20230815104821.41855-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T10:48:21","name":"MIPS: recoginze mipsisa64 as 64bit CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/mbox/"},{"id":135649,"url":"https://patchwork.plctlab.org/api/1.2/patches/135649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/","msgid":"<20230815111351.140551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T11:13:51","name":"MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/mbox/"},{"id":135676,"url":"https://patchwork.plctlab.org/api/1.2/patches/135676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-15T15:58:17","name":"[v2,Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/mbox/"},{"id":135696,"url":"https://patchwork.plctlab.org/api/1.2/patches/135696/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/","msgid":"<20230815194941.540603-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-15T19:49:41","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135713,"url":"https://patchwork.plctlab.org/api/1.2/patches/135713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/","msgid":"<20230816025135.613166-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-16T02:51:35","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135719,"url":"https://patchwork.plctlab.org/api/1.2/patches/135719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/","msgid":"<20230816044259.2675531-2-amerey@redhat.com>","list_archive_url":null,"date":"2023-08-16T04:42:52","name":"[1/7] config/debuginfod.m4: Add check for libdebuginfod 0.188","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/mbox/"},{"id":135787,"url":"https://patchwork.plctlab.org/api/1.2/patches/135787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-16T15:55:29","name":"[1/1,v2] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/mbox/"},{"id":135843,"url":"https://patchwork.plctlab.org/api/1.2/patches/135843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/","msgid":"<20230817034046.438336-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:40:46","name":"MIPS: fix readelf -S bintest test for N64 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/mbox/"},{"id":135844,"url":"https://patchwork.plctlab.org/api/1.2/patches/135844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/","msgid":"<20230817035805.551641-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:58:05","name":"MIPS: Fix binutils-all tests for r6 default triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/mbox/"},{"id":135845,"url":"https://patchwork.plctlab.org/api/1.2/patches/135845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/","msgid":"<20230817042005.2985898-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:19:44","name":"ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/mbox/"},{"id":135846,"url":"https://patchwork.plctlab.org/api/1.2/patches/135846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/","msgid":"<20230817042241.2987128-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:21:51","name":"ld: testsuite: adjust property-{3, 4{, a}, 5} test cases for glibc baseline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/mbox/"},{"id":135860,"url":"https://patchwork.plctlab.org/api/1.2/patches/135860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/","msgid":"<20230817080600.13169-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:00","name":"[COMMITTED] bpf: gas: consolidate handling of immediate overflows","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/mbox/"},{"id":135862,"url":"https://patchwork.plctlab.org/api/1.2/patches/135862/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/","msgid":"<20230817080641.13240-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:41","name":"[COMMITTED] gas: tc-sparc.c: undo spurious change in 5be1b787276d2adbe85ae7febc709ca517b62f08","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/mbox/"},{"id":135880,"url":"https://patchwork.plctlab.org/api/1.2/patches/135880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-17T12:25:36","name":"generated bfd files, and kvx regen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/mbox/"},{"id":135929,"url":"https://patchwork.plctlab.org/api/1.2/patches/135929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/","msgid":"<20230817180508.120318-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:05:04","name":"RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/mbox/"},{"id":135930,"url":"https://patchwork.plctlab.org/api/1.2/patches/135930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:34","name":"[1/4] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/mbox/"},{"id":135931,"url":"https://patchwork.plctlab.org/api/1.2/patches/135931/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:35","name":"[2/4] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/mbox/"},{"id":135932,"url":"https://patchwork.plctlab.org/api/1.2/patches/135932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:36","name":"[3/4] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/mbox/"},{"id":135933,"url":"https://patchwork.plctlab.org/api/1.2/patches/135933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:37","name":"[4/4] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/mbox/"},{"id":135980,"url":"https://patchwork.plctlab.org/api/1.2/patches/135980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/","msgid":"<20230818040710.62018-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-08-18T04:07:10","name":"[Committed] RISC-V: Report \"c or zca\" for INSN_CLASS_C when error reporting.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/mbox/"},{"id":135994,"url":"https://patchwork.plctlab.org/api/1.2/patches/135994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/","msgid":"<20230818090220.965655-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-18T09:02:20","name":"LoongArch: gas: Fix make check-gas crash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/mbox/"},{"id":136001,"url":"https://patchwork.plctlab.org/api/1.2/patches/136001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/","msgid":"<20230818095053.2340246-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-08-18T09:50:53","name":"MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/mbox/"},{"id":136082,"url":"https://patchwork.plctlab.org/api/1.2/patches/136082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/","msgid":"<20230819074518.2253226-1-shorne@gmail.com>","list_archive_url":null,"date":"2023-08-19T07:45:18","name":"sim: or1k: Eliminate dangerous RWX load segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/mbox/"},{"id":136262,"url":"https://patchwork.plctlab.org/api/1.2/patches/136262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:35","name":"[v2,1/4] MIPS: Use 64-bit ABIs by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/mbox/"},{"id":136263,"url":"https://patchwork.plctlab.org/api/1.2/patches/136263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:36","name":"[v2,2/4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/mbox/"},{"id":136264,"url":"https://patchwork.plctlab.org/api/1.2/patches/136264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:37","name":"[v2,3/4] Gold/MIPS: Drop mips*le triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/mbox/"},{"id":136265,"url":"https://patchwork.plctlab.org/api/1.2/patches/136265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:38","name":"[v2,4/4] Gold/MIPS: Add MIPS64 support for --eanble-targets option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/mbox/"},{"id":136284,"url":"https://patchwork.plctlab.org/api/1.2/patches/136284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:56","name":"[v3,1/2] Gold/MIPS: Improve MIPS support in configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/mbox/"},{"id":136285,"url":"https://patchwork.plctlab.org/api/1.2/patches/136285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:57","name":"[v3,2/2] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/mbox/"},{"id":136342,"url":"https://patchwork.plctlab.org/api/1.2/patches/136342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:05","name":"[1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136341,"url":"https://patchwork.plctlab.org/api/1.2/patches/136341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:06","name":"[2/2] RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136368,"url":"https://patchwork.plctlab.org/api/1.2/patches/136368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-21T10:42:55","name":"bfd_close_all_done bug and bfd_last_cache","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/mbox/"},{"id":136413,"url":"https://patchwork.plctlab.org/api/1.2/patches/136413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/","msgid":"<20230821170018.5704-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-21T17:00:18","name":"bpf: correct neg and neg32 instruction encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/mbox/"},{"id":136429,"url":"https://patchwork.plctlab.org/api/1.2/patches/136429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:03:13","name":"kvx-linux config","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/mbox/"},{"id":136430,"url":"https://patchwork.plctlab.org/api/1.2/patches/136430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:05:31","name":"kvx_dis_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/mbox/"},{"id":136443,"url":"https://patchwork.plctlab.org/api/1.2/patches/136443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T02:23:20","name":"objdump: file name table entry count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/mbox/"},{"id":136562,"url":"https://patchwork.plctlab.org/api/1.2/patches/136562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/","msgid":"<20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2023-08-22T16:01:42","name":"kvx: fix 32-bit build and validation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":136611,"url":"https://patchwork.plctlab.org/api/1.2/patches/136611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/","msgid":"<87wmxmu118.fsf@tromey.com>","list_archive_url":null,"date":"2023-08-22T23:09:55","name":"[gmane.comp.gdb.patches] Simplify definition of GUILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/mbox/"},{"id":136616,"url":"https://patchwork.plctlab.org/api/1.2/patches/136616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:37:20","name":"bfd_get_symbol_leading_char vs. \"\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/mbox/"},{"id":136617,"url":"https://patchwork.plctlab.org/api/1.2/patches/136617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:40:12","name":"bfd kvx formatting fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/mbox/"},{"id":136618,"url":"https://patchwork.plctlab.org/api/1.2/patches/136618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:42:03","name":"kvx bfd signed calculations and _bfd_kvx_elf_resolve_relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/mbox/"},{"id":136619,"url":"https://patchwork.plctlab.org/api/1.2/patches/136619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:43:08","name":"kvx: asan: out-of-bounds read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/mbox/"},{"id":136620,"url":"https://patchwork.plctlab.org/api/1.2/patches/136620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:44:37","name":"kvx: ubsan: integer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/mbox/"},{"id":136621,"url":"https://patchwork.plctlab.org/api/1.2/patches/136621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:46:04","name":"kvx: O_pseudo_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/mbox/"},{"id":136629,"url":"https://patchwork.plctlab.org/api/1.2/patches/136629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/","msgid":"<20230823033433.4008137-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-23T03:34:33","name":"[RFC,v3] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/mbox/"},{"id":136684,"url":"https://patchwork.plctlab.org/api/1.2/patches/136684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:20","name":"[1/4] kvx: remove kvx_elf64_linux_vec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/mbox/"},{"id":136685,"url":"https://patchwork.plctlab.org/api/1.2/patches/136685/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:21","name":"[2/4] kvx: fix handling of STB_GNU_UNIQUE symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/mbox/"},{"id":136681,"url":"https://patchwork.plctlab.org/api/1.2/patches/136681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:22","name":"[3/4] kvx: use {u,}int32_t and {u,}int64_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/mbox/"},{"id":136682,"url":"https://patchwork.plctlab.org/api/1.2/patches/136682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:23","name":"[4/4] kvx: bfd/config.bfd & ld/configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/mbox/"},{"id":136693,"url":"https://patchwork.plctlab.org/api/1.2/patches/136693/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/","msgid":"<20230823154733.276739-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-23T15:47:33","name":"x86: Fix DT_JMPREL/DT_PLTRELSZ when relocs share a section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/mbox/"},{"id":136758,"url":"https://patchwork.plctlab.org/api/1.2/patches/136758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:22:56","name":"nds32, sh, kvx: DT_JMPREL/DT_PLTRELSZ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/mbox/"},{"id":136759,"url":"https://patchwork.plctlab.org/api/1.2/patches/136759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:23:37","name":"kvx: workaround gcc-4.5 bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/mbox/"},{"id":136810,"url":"https://patchwork.plctlab.org/api/1.2/patches/136810/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230824113249.1197514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-24T11:32:49","name":"libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136889,"url":"https://patchwork.plctlab.org/api/1.2/patches/136889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T02:03:35","name":"PR30794, PowerPC gold: internal error in add_output_section_to_load","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/mbox/"},{"id":136893,"url":"https://patchwork.plctlab.org/api/1.2/patches/136893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T03:23:29","name":"Should we require GNU make in binutils?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/mbox/"},{"id":136904,"url":"https://patchwork.plctlab.org/api/1.2/patches/136904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T06:33:32","name":"som: buffer overflow writing strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/mbox/"},{"id":136915,"url":"https://patchwork.plctlab.org/api/1.2/patches/136915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/","msgid":"<7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com>","list_archive_url":null,"date":"2023-08-25T12:44:47","name":"[1/5] x86: correct source used for two non-AVX512 VEXWIG tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/mbox/"},{"id":136917,"url":"https://patchwork.plctlab.org/api/1.2/patches/136917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/","msgid":"<4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com>","list_archive_url":null,"date":"2023-08-25T12:45:28","name":"[2/5] x86: rename CpuPCLMUL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/mbox/"},{"id":136919,"url":"https://patchwork.plctlab.org/api/1.2/patches/136919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-25T12:46:44","name":"[3/5] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/mbox/"},{"id":136918,"url":"https://patchwork.plctlab.org/api/1.2/patches/136918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/","msgid":"<999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:04","name":"[4/5] x86: unindent most of set_cpu_arch()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/mbox/"},{"id":136920,"url":"https://patchwork.plctlab.org/api/1.2/patches/136920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/","msgid":"<990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:45","name":"[5/5] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/mbox/"},{"id":136921,"url":"https://patchwork.plctlab.org/api/1.2/patches/136921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/","msgid":"<8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com>","list_archive_url":null,"date":"2023-08-25T12:49:39","name":"x86: drop Size64 from VMOVQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/mbox/"},{"id":136922,"url":"https://patchwork.plctlab.org/api/1.2/patches/136922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/","msgid":"<20230825150703.3414527-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-25T15:07:03","name":"gprofng: Set LD_LIBRARY_PATH, GPROFNG_SYSCONFDIR for all tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":136929,"url":"https://patchwork.plctlab.org/api/1.2/patches/136929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/","msgid":"<20230825165333.34510-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-25T16:53:34","name":"[v2] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136949,"url":"https://patchwork.plctlab.org/api/1.2/patches/136949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T23:50:16","name":"ld .deps/*.Pc files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/mbox/"},{"id":136950,"url":"https://patchwork.plctlab.org/api/1.2/patches/136950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:26:30","name":"ld STRINGIFY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/mbox/"},{"id":136951,"url":"https://patchwork.plctlab.org/api/1.2/patches/136951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:52:00","name":"opcodes i386 and ia64 gen file warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/mbox/"},{"id":136967,"url":"https://patchwork.plctlab.org/api/1.2/patches/136967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:42:34","name":"sanity check n_numaux","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/mbox/"},{"id":136968,"url":"https://patchwork.plctlab.org/api/1.2/patches/136968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:43:42","name":"Confusion in coff_object_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/mbox/"},{"id":136969,"url":"https://patchwork.plctlab.org/api/1.2/patches/136969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:48:58","name":"comdat_hash memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/mbox/"},{"id":136983,"url":"https://patchwork.plctlab.org/api/1.2/patches/136983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T12:02:57","name":"PE dos_message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/mbox/"},{"id":136997,"url":"https://patchwork.plctlab.org/api/1.2/patches/136997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:35","name":"[committed,1/6] Gold: Add targ_extra_little_endian to configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/mbox/"},{"id":137000,"url":"https://patchwork.plctlab.org/api/1.2/patches/137000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:36","name":"[committed,2/6] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/mbox/"},{"id":137001,"url":"https://patchwork.plctlab.org/api/1.2/patches/137001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:37","name":"[committed,3/6] Gold/MIPS: Drop mips*le/mips*el* triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/mbox/"},{"id":137002,"url":"https://patchwork.plctlab.org/api/1.2/patches/137002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:38","name":"[committed,4/6] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/mbox/"},{"id":136998,"url":"https://patchwork.plctlab.org/api/1.2/patches/136998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:39","name":"[committed,5/6] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/mbox/"},{"id":136999,"url":"https://patchwork.plctlab.org/api/1.2/patches/136999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:40","name":"[committed,6/6] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/mbox/"},{"id":137004,"url":"https://patchwork.plctlab.org/api/1.2/patches/137004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/","msgid":"<20230828043243.2243555-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T04:32:43","name":"GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/mbox/"},{"id":137036,"url":"https://patchwork.plctlab.org/api/1.2/patches/137036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-28T13:43:06","name":"COFF swap_aux_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/mbox/"},{"id":137104,"url":"https://patchwork.plctlab.org/api/1.2/patches/137104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/","msgid":"<20230829054210.80928-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-08-29T05:42:11","name":"download_prerequisites: New script port from GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137112,"url":"https://patchwork.plctlab.org/api/1.2/patches/137112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/","msgid":"<87zg2a41vu.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T09:46:29","name":"RFC: Supporting SOURCE_DATE_EPOCH in ar","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/mbox/"},{"id":137119,"url":"https://patchwork.plctlab.org/api/1.2/patches/137119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/","msgid":"<87wmxd50xj.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T15:21:44","name":"RFC: Top level configure: Require a minimum version 6.8 texinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/mbox/"},{"id":137130,"url":"https://patchwork.plctlab.org/api/1.2/patches/137130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/","msgid":"<0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-30T01:38:34","name":"[1/1] RISC-V: Make XVentanaCondOps RV64 only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137131,"url":"https://patchwork.plctlab.org/api/1.2/patches/137131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:54:34","name":"binutils/dwarf.c abbrev list leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/mbox/"},{"id":137135,"url":"https://patchwork.plctlab.org/api/1.2/patches/137135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:55:01","name":"objdump: Free sorted_syms on error path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/mbox/"},{"id":137174,"url":"https://patchwork.plctlab.org/api/1.2/patches/137174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/","msgid":"<20230830155508.549330-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T15:55:08","name":"elf: Check DT_SYMTAB only on non-IR object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/mbox/"},{"id":137176,"url":"https://patchwork.plctlab.org/api/1.2/patches/137176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/","msgid":"<20230830162836.2257576-2-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:32","name":"[RFC,1/2] Revert \"Simplify @node use in BFD documentation\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/mbox/"},{"id":137175,"url":"https://patchwork.plctlab.org/api/1.2/patches/137175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/","msgid":"<20230830162836.2257576-3-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:33","name":"[RFC,2/2] Remove libbfd.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/mbox/"},{"id":137177,"url":"https://patchwork.plctlab.org/api/1.2/patches/137177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/","msgid":"<20230830173149.757103-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T17:31:49","name":"elf: Don'\''t merge sections with different SHF_LINK_ORDER","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/mbox/"},{"id":137219,"url":"https://patchwork.plctlab.org/api/1.2/patches/137219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:34:52","name":"DEFAULT_BUFFERSIZE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/mbox/"},{"id":137220,"url":"https://patchwork.plctlab.org/api/1.2/patches/137220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:35:37","name":"libbfd.texi zero size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/mbox/"},{"id":137222,"url":"https://patchwork.plctlab.org/api/1.2/patches/137222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T03:21:54","name":"[v2,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137223,"url":"https://patchwork.plctlab.org/api/1.2/patches/137223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:55","name":"[v2,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137224,"url":"https://patchwork.plctlab.org/api/1.2/patches/137224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:56","name":"[v2,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137227,"url":"https://patchwork.plctlab.org/api/1.2/patches/137227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/","msgid":"<20230831051920.788490-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-08-31T05:19:20","name":"[committed] arc: Update elfarcv2 script template","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/mbox/"},{"id":137284,"url":"https://patchwork.plctlab.org/api/1.2/patches/137284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:07:14","name":"gas OBJ_PROCESS_STAB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/mbox/"},{"id":137285,"url":"https://patchwork.plctlab.org/api/1.2/patches/137285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:12:36","name":"gas init_stab_section and get_stab_string_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/mbox/"},{"id":137286,"url":"https://patchwork.plctlab.org/api/1.2/patches/137286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:13:07","name":"vms-alpha: Free memory on failure path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/mbox/"},{"id":29,"url":"https://patchwork.plctlab.org/api/1.2/bundles/29/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":137312,"url":"https://patchwork.plctlab.org/api/1.2/patches/137312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T15:44:45","name":"elf: Adjust PR ld/30791 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/mbox/"},{"id":137316,"url":"https://patchwork.plctlab.org/api/1.2/patches/137316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/","msgid":"<20230831160909.22898-1-nicolas.boulenguez@free.fr>","list_archive_url":null,"date":"2023-08-31T16:09:09","name":"[2/2] Apply CPPFLAGS_FOR_BUILD to bfd/chew, syslex_wrap and sysinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/mbox/"},{"id":137321,"url":"https://patchwork.plctlab.org/api/1.2/patches/137321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:31","name":"[v2,1/5] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/mbox/"},{"id":137322,"url":"https://patchwork.plctlab.org/api/1.2/patches/137322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:32","name":"[v2,2/5] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/mbox/"},{"id":137323,"url":"https://patchwork.plctlab.org/api/1.2/patches/137323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:33","name":"[v2,3/5] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/mbox/"},{"id":137324,"url":"https://patchwork.plctlab.org/api/1.2/patches/137324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:34","name":"[v2,4/5] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/mbox/"},{"id":137326,"url":"https://patchwork.plctlab.org/api/1.2/patches/137326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:35","name":"[v2,5/5] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/mbox/"},{"id":137363,"url":"https://patchwork.plctlab.org/api/1.2/patches/137363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:00","name":"[1/2] Use 32/64_PCREL to replace a pair of ADD32/64 and SUB32/64.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/mbox/"},{"id":137364,"url":"https://patchwork.plctlab.org/api/1.2/patches/137364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:01","name":"[2/2] Add testcase for generation of 32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/mbox/"},{"id":137367,"url":"https://patchwork.plctlab.org/api/1.2/patches/137367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-1-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:25","name":"[1/2] Fix variable naming: ELF_CLFAGS -> ELF_CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/mbox/"},{"id":137368,"url":"https://patchwork.plctlab.org/api/1.2/patches/137368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:26","name":"[2/2] regen ld/Makefile.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137390,"url":"https://patchwork.plctlab.org/api/1.2/patches/137390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-01T12:30:09","name":"x86: restrict prefix use with .insn VEX/XOP/EVEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/mbox/"},{"id":137391,"url":"https://patchwork.plctlab.org/api/1.2/patches/137391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/","msgid":"<34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com>","list_archive_url":null,"date":"2023-09-01T12:34:17","name":"RISC-V: fold duplicate code in vector_macro()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/mbox/"},{"id":137398,"url":"https://patchwork.plctlab.org/api/1.2/patches/137398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/","msgid":"<20230901135958.186407-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-09-01T13:59:58","name":"arm: Make '\''conflicting CPU architectures'\'' error message more user-friendly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/mbox/"},{"id":137412,"url":"https://patchwork.plctlab.org/api/1.2/patches/137412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/","msgid":"<20230901200419.3277274-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-01T20:04:19","name":"Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137419,"url":"https://patchwork.plctlab.org/api/1.2/patches/137419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:05","name":"[v2,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/mbox/"},{"id":137418,"url":"https://patchwork.plctlab.org/api/1.2/patches/137418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:06","name":"[v2,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/mbox/"},{"id":137427,"url":"https://patchwork.plctlab.org/api/1.2/patches/137427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/","msgid":"<1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-03T02:42:01","name":"[1/1] RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137428,"url":"https://patchwork.plctlab.org/api/1.2/patches/137428/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-03T03:13:24","name":"[REVIEW,ONLY,1/1] RISC-V: Add stub support for the '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137441,"url":"https://patchwork.plctlab.org/api/1.2/patches/137441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/","msgid":"<20230904061257.17425-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-09-04T06:12:57","name":"RISC-V: Use the right PLT address when making a new entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/mbox/"},{"id":137472,"url":"https://patchwork.plctlab.org/api/1.2/patches/137472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:27","name":"[v3,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/mbox/"},{"id":137473,"url":"https://patchwork.plctlab.org/api/1.2/patches/137473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:28","name":"[v3,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/mbox/"},{"id":137474,"url":"https://patchwork.plctlab.org/api/1.2/patches/137474/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/","msgid":"<2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T04:02:03","name":"[COMMITTED] RISC-V: Fix typo in the testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137483,"url":"https://patchwork.plctlab.org/api/1.2/patches/137483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:51:11","name":"[v2,1/3] x86: make AES/PCMULQDQ respectively prereqs of VAES/VPCMULQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/mbox/"},{"id":137484,"url":"https://patchwork.plctlab.org/api/1.2/patches/137484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:52:06","name":"[v2,2/3] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/mbox/"},{"id":137485,"url":"https://patchwork.plctlab.org/api/1.2/patches/137485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:53:14","name":"[v2,3/3] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/mbox/"},{"id":137493,"url":"https://patchwork.plctlab.org/api/1.2/patches/137493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:35","name":"[v3,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137491,"url":"https://patchwork.plctlab.org/api/1.2/patches/137491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T09:08:36","name":"[v3,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137492,"url":"https://patchwork.plctlab.org/api/1.2/patches/137492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:37","name":"[v3,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137526,"url":"https://patchwork.plctlab.org/api/1.2/patches/137526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:52:59","name":"[1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/mbox/"},{"id":137527,"url":"https://patchwork.plctlab.org/api/1.2/patches/137527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:53:00","name":"[2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/mbox/"},{"id":137546,"url":"https://patchwork.plctlab.org/api/1.2/patches/137546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T19:35:46","name":"[users/roland/gold-charnn] gold: Use char16_t, char32_t instead of uint16_t, uint32_t as character types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/mbox/"},{"id":137550,"url":"https://patchwork.plctlab.org/api/1.2/patches/137550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/","msgid":"<20230906021658.21F102043E@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-09-06T02:16:58","name":"[committed] src-release.sh (SIM_SUPPORT_DIRS): Add libsframe, libctf/swap.h and gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/mbox/"},{"id":137597,"url":"https://patchwork.plctlab.org/api/1.2/patches/137597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/","msgid":"<20230906200134.1033297-2-pjones@redhat.com>","list_archive_url":null,"date":"2023-09-06T20:01:34","name":"Handle \"efi-app-riscv64\" and similar targets in objcopy.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/mbox/"},{"id":137601,"url":"https://patchwork.plctlab.org/api/1.2/patches/137601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-06T23:26:16","name":"PR30828, notes obstack memory corruption","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/mbox/"},{"id":137609,"url":"https://patchwork.plctlab.org/api/1.2/patches/137609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/","msgid":"<20230907035242.19190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-07T03:52:42","name":"[Committed] RISC-V: Clarify the naming rules of vendor operands.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/mbox/"},{"id":137687,"url":"https://patchwork.plctlab.org/api/1.2/patches/137687/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/","msgid":"<20230907215413.723039-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-07T21:54:13","name":"Set insn_type for branch instructions on aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137727,"url":"https://patchwork.plctlab.org/api/1.2/patches/137727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:15:20","name":"[1/3] AArch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137729,"url":"https://patchwork.plctlab.org/api/1.2/patches/137729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:20:15","name":"[2/3] aarch64: macroize archictectural feature union in SYSREG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137730,"url":"https://patchwork.plctlab.org/api/1.2/patches/137730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:22:34","name":"[3/3] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137732,"url":"https://patchwork.plctlab.org/api/1.2/patches/137732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/","msgid":"<4894a865-0398-60ba-9447-53cf58d67b4b@suse.com>","list_archive_url":null,"date":"2023-09-08T12:44:13","name":"x86: Vxy naming correction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/mbox/"},{"id":137736,"url":"https://patchwork.plctlab.org/api/1.2/patches/137736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:53:43","name":"[1/4] x86: re-order update_code_flag()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/mbox/"},{"id":137737,"url":"https://patchwork.plctlab.org/api/1.2/patches/137737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/","msgid":"<806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:02","name":"[2/4] x86: make code size vs CPU arch checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/mbox/"},{"id":137739,"url":"https://patchwork.plctlab.org/api/1.2/patches/137739/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/","msgid":"<3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:24","name":"[3/4] x86: don'\''t play with cpu_arch_flags.cpu{,no}64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/mbox/"},{"id":137738,"url":"https://patchwork.plctlab.org/api/1.2/patches/137738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:55:14","name":"[4/4] x86: fold CpuLM and Cpu64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/mbox/"},{"id":137759,"url":"https://patchwork.plctlab.org/api/1.2/patches/137759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T16:21:49","name":"[pushed] aarch64: Remove unused function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/mbox/"},{"id":137946,"url":"https://patchwork.plctlab.org/api/1.2/patches/137946/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/","msgid":"<713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-12T01:39:08","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add CLIC extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137947,"url":"https://patchwork.plctlab.org/api/1.2/patches/137947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-12T01:40:17","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/mbox/"},{"id":138212,"url":"https://patchwork.plctlab.org/api/1.2/patches/138212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:19","name":"[v2,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/mbox/"},{"id":138213,"url":"https://patchwork.plctlab.org/api/1.2/patches/138213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:20","name":"[v2,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/mbox/"},{"id":138728,"url":"https://patchwork.plctlab.org/api/1.2/patches/138728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/","msgid":"<20230913095727.1420654-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-13T09:57:29","name":"[v3] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":139350,"url":"https://patchwork.plctlab.org/api/1.2/patches/139350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/","msgid":"<20230914064235.275964-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-14T06:42:27","name":"ld: write full path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/mbox/"},{"id":140123,"url":"https://patchwork.plctlab.org/api/1.2/patches/140123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/","msgid":"<20230915035214.29178-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-15T03:52:14","name":"Avoid unused space in .rela.dyn if sec was discarded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/mbox/"},{"id":140242,"url":"https://patchwork.plctlab.org/api/1.2/patches/140242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:47:42","name":"[1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/mbox/"},{"id":140243,"url":"https://patchwork.plctlab.org/api/1.2/patches/140243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/","msgid":"<7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:06","name":"[2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/mbox/"},{"id":140244,"url":"https://patchwork.plctlab.org/api/1.2/patches/140244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/","msgid":"<737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:42","name":"[RFC,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/mbox/"},{"id":140245,"url":"https://patchwork.plctlab.org/api/1.2/patches/140245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:49:09","name":"[RFC,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/mbox/"},{"id":140261,"url":"https://patchwork.plctlab.org/api/1.2/patches/140261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:59:15","name":"[1/3] x86: correct cpu_arch_isa_flags maintenance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/mbox/"},{"id":140262,"url":"https://patchwork.plctlab.org/api/1.2/patches/140262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/","msgid":"<635f1462-9704-efca-c034-f4bc39e706f2@suse.com>","list_archive_url":null,"date":"2023-09-15T08:59:39","name":"[2/3] x86: drop cpu_arch_tune_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/mbox/"},{"id":140264,"url":"https://patchwork.plctlab.org/api/1.2/patches/140264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/","msgid":"<578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com>","list_archive_url":null,"date":"2023-09-15T09:00:01","name":"[3/3] x86: prefer VEX encodings over EVEX ones when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/mbox/"},{"id":140322,"url":"https://patchwork.plctlab.org/api/1.2/patches/140322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/","msgid":"<20230915100349.1227137-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-15T10:03:49","name":"[committed] arc: Fix alignment of the TLS Translation Control Block","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/mbox/"},{"id":140367,"url":"https://patchwork.plctlab.org/api/1.2/patches/140367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/","msgid":"<20230915111343.41093-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-15T11:13:43","name":"RISC-V: Support Tag_RISCV_x3_reg_usage.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/mbox/"},{"id":141025,"url":"https://patchwork.plctlab.org/api/1.2/patches/141025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/","msgid":"<20230916103619.819791-2-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:16","name":"[v2,1/2] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/mbox/"},{"id":141026,"url":"https://patchwork.plctlab.org/api/1.2/patches/141026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/","msgid":"<20230916103619.819791-3-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:17","name":"[v2,2/2] ld: write full paths to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/mbox/"},{"id":141332,"url":"https://patchwork.plctlab.org/api/1.2/patches/141332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/","msgid":"<20230918100021.787453-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-18T10:00:21","name":"[v3] Add support for \"pcaddi rd, symbol\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/mbox/"},{"id":141352,"url":"https://patchwork.plctlab.org/api/1.2/patches/141352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/","msgid":"<20230918105332.2682211-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-09-18T10:53:32","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/mbox/"},{"id":141532,"url":"https://patchwork.plctlab.org/api/1.2/patches/141532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/","msgid":"<20230918194226.1200853-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-18T19:42:23","name":"[v3] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/mbox/"},{"id":141711,"url":"https://patchwork.plctlab.org/api/1.2/patches/141711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/","msgid":"<20230919070121.1489019-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-19T07:01:21","name":"RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/mbox/"},{"id":141728,"url":"https://patchwork.plctlab.org/api/1.2/patches/141728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/","msgid":"<20230919081250.2496254-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:44","name":"[1/7] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/mbox/"},{"id":141725,"url":"https://patchwork.plctlab.org/api/1.2/patches/141725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/","msgid":"<20230919081250.2496254-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:45","name":"[2/7] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/mbox/"},{"id":141733,"url":"https://patchwork.plctlab.org/api/1.2/patches/141733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/","msgid":"<20230919081250.2496254-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:46","name":"[3/7] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/mbox/"},{"id":141726,"url":"https://patchwork.plctlab.org/api/1.2/patches/141726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/","msgid":"<20230919081250.2496254-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:47","name":"[4/7] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/mbox/"},{"id":141732,"url":"https://patchwork.plctlab.org/api/1.2/patches/141732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/","msgid":"<20230919081250.2496254-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:48","name":"[5/7] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/mbox/"},{"id":141729,"url":"https://patchwork.plctlab.org/api/1.2/patches/141729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/","msgid":"<20230919081250.2496254-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:49","name":"[6/7] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/mbox/"},{"id":141730,"url":"https://patchwork.plctlab.org/api/1.2/patches/141730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/","msgid":"<20230919081250.2496254-8-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:50","name":"[7/7] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/mbox/"},{"id":141877,"url":"https://patchwork.plctlab.org/api/1.2/patches/141877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/","msgid":"<20230919125633.491660-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:29","name":"[3/7] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/mbox/"},{"id":141879,"url":"https://patchwork.plctlab.org/api/1.2/patches/141879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/","msgid":"<20230919125633.491660-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:30","name":"[4/7] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/mbox/"},{"id":141881,"url":"https://patchwork.plctlab.org/api/1.2/patches/141881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/","msgid":"<20230919125633.491660-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:33","name":"[7/7] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/mbox/"},{"id":141965,"url":"https://patchwork.plctlab.org/api/1.2/patches/141965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/","msgid":"<20230919152527.497773-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:20","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/mbox/"},{"id":141962,"url":"https://patchwork.plctlab.org/api/1.2/patches/141962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/","msgid":"<20230919152527.497773-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:21","name":"[2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/mbox/"},{"id":141964,"url":"https://patchwork.plctlab.org/api/1.2/patches/141964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/","msgid":"<20230919152527.497773-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:22","name":"[3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/mbox/"},{"id":141968,"url":"https://patchwork.plctlab.org/api/1.2/patches/141968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/","msgid":"<20230919152527.497773-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:23","name":"[4/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/mbox/"},{"id":141963,"url":"https://patchwork.plctlab.org/api/1.2/patches/141963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/","msgid":"<20230919152527.497773-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:24","name":"[5/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/mbox/"},{"id":141966,"url":"https://patchwork.plctlab.org/api/1.2/patches/141966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/","msgid":"<20230919152527.497773-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:25","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/mbox/"},{"id":141969,"url":"https://patchwork.plctlab.org/api/1.2/patches/141969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/","msgid":"<20230919152527.497773-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:26","name":"[7/8] Support APX NF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/mbox/"},{"id":141967,"url":"https://patchwork.plctlab.org/api/1.2/patches/141967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/","msgid":"<20230919152527.497773-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:27","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/mbox/"},{"id":141977,"url":"https://patchwork.plctlab.org/api/1.2/patches/141977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:44:26","name":"[v2,1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/mbox/"},{"id":141978,"url":"https://patchwork.plctlab.org/api/1.2/patches/141978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:45:02","name":"[v2,2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/mbox/"},{"id":141979,"url":"https://patchwork.plctlab.org/api/1.2/patches/141979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/","msgid":"<82732557-00aa-9532-b27b-3669c93ba706@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:31","name":"[v2,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/mbox/"},{"id":141982,"url":"https://patchwork.plctlab.org/api/1.2/patches/141982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/","msgid":"<4dacf33d-8770-775c-cfee-8741d159e08d@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:59","name":"[v2,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/mbox/"},{"id":142109,"url":"https://patchwork.plctlab.org/api/1.2/patches/142109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:15","name":"readelf.c '\''ext'\'' may be used uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/mbox/"},{"id":142110,"url":"https://patchwork.plctlab.org/api/1.2/patches/142110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:44","name":"elf-attrs.c memory allocation fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/mbox/"},{"id":142284,"url":"https://patchwork.plctlab.org/api/1.2/patches/142284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/","msgid":"<20230920083124.2072273-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-20T08:31:26","name":"[v2] RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/mbox/"},{"id":142635,"url":"https://patchwork.plctlab.org/api/1.2/patches/142635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:53","name":"[RFC,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/mbox/"},{"id":142636,"url":"https://patchwork.plctlab.org/api/1.2/patches/142636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:54","name":"[RFC,2/9] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/mbox/"},{"id":142639,"url":"https://patchwork.plctlab.org/api/1.2/patches/142639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:55","name":"[RFC,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/mbox/"},{"id":142637,"url":"https://patchwork.plctlab.org/api/1.2/patches/142637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:56","name":"[RFC,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/mbox/"},{"id":142640,"url":"https://patchwork.plctlab.org/api/1.2/patches/142640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:57","name":"[RFC,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/mbox/"},{"id":142643,"url":"https://patchwork.plctlab.org/api/1.2/patches/142643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:58","name":"[RFC,6/9] gas: dw2gencfi: ignore all .cfi_* directives with --scfi=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/mbox/"},{"id":142638,"url":"https://patchwork.plctlab.org/api/1.2/patches/142638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:59","name":"[RFC,7/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/mbox/"},{"id":142641,"url":"https://patchwork.plctlab.org/api/1.2/patches/142641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:00","name":"[RFC,8/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/mbox/"},{"id":142642,"url":"https://patchwork.plctlab.org/api/1.2/patches/142642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:01","name":"[RFC,9/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/mbox/"},{"id":142708,"url":"https://patchwork.plctlab.org/api/1.2/patches/142708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/","msgid":"<20230921031348.291150-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-21T03:13:48","name":"gprofng: 30834 improve disassembly output for call and branch instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":142793,"url":"https://patchwork.plctlab.org/api/1.2/patches/142793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/","msgid":"<20230921101141.2518818-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:36","name":"[1/6] Support {evex} pseudo prefix for decode evex promoted insns without egpr32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/mbox/"},{"id":142790,"url":"https://patchwork.plctlab.org/api/1.2/patches/142790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/","msgid":"<20230921101141.2518818-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:37","name":"[2/6] Disable pseudo prefix {rex2} for illegal instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/mbox/"},{"id":142791,"url":"https://patchwork.plctlab.org/api/1.2/patches/142791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/","msgid":"<20230921101141.2518818-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:38","name":"[3/6] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/mbox/"},{"id":142792,"url":"https://patchwork.plctlab.org/api/1.2/patches/142792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/","msgid":"<20230921101141.2518818-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:39","name":"[4/6] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/mbox/"},{"id":142789,"url":"https://patchwork.plctlab.org/api/1.2/patches/142789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/","msgid":"<20230921101141.2518818-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:40","name":"[5/6] For","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/mbox/"},{"id":142788,"url":"https://patchwork.plctlab.org/api/1.2/patches/142788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/","msgid":"<20230921101141.2518818-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:41","name":"[6/6] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/mbox/"},{"id":142803,"url":"https://patchwork.plctlab.org/api/1.2/patches/142803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/","msgid":"","list_archive_url":null,"date":"2023-09-21T14:31:16","name":"Add support to readelf for the PT_OPENBSD_NOBTCFI segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/mbox/"},{"id":143238,"url":"https://patchwork.plctlab.org/api/1.2/patches/143238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-22T07:52:02","name":"[1/2] x86-64: fix suffix-less PUSH of symbol address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/mbox/"},{"id":143239,"url":"https://patchwork.plctlab.org/api/1.2/patches/143239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/","msgid":"<25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com>","list_archive_url":null,"date":"2023-09-22T07:52:28","name":"[2/2] x86-64: REX.W overrides DATA_PREFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/mbox/"},{"id":144048,"url":"https://patchwork.plctlab.org/api/1.2/patches/144048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/","msgid":"<20230924065328.309229-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-24T06:53:28","name":"LoongArch/GAS: Add support for branch relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/mbox/"},{"id":144240,"url":"https://patchwork.plctlab.org/api/1.2/patches/144240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/","msgid":"<20230925073356.298215-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T07:33:56","name":"[committed] arc: Update binutils arc predicate for tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/mbox/"},{"id":144268,"url":"https://patchwork.plctlab.org/api/1.2/patches/144268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-09-25T08:19:57","name":"RISC-V: Protect .got with relro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/mbox/"},{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/mbox/"}]' + bundle_name_list='binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11 binutils-gdb_2022-12 binutils-gdb_2023-01 binutils-gdb_2023-02 binutils-gdb_2023-03 binutils-gdb_2023-04 binutils-gdb_2023-05 binutils-gdb_2023-06 binutils-gdb_2023-07 binutils-gdb_2023-08 binutils-gdb_2023-09' + [[ binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11 binutils-gdb_2022-12 binutils-gdb_2023-01 binutils-gdb_2023-02 binutils-gdb_2023-03 binutils-gdb_2023-04 binutils-gdb_2023-05 binutils-gdb_2023-06 binutils-gdb_2023-07 binutils-gdb_2023-08 binutils-gdb_2023-09 =~ 2023-09 ]] ++ jq -rc --arg bundle_name binutils-gdb_2023-09 '.[] | select(.name==$bundle_name) | (.id|tostring)' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"},{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"},{"id":55502,"url":"https://patchwork.plctlab.org/api/1.2/patches/55502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/","msgid":"<20230210174404.3763-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:01","name":"[1/4] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-2-binutils@emagii.com/mbox/"},{"id":55503,"url":"https://patchwork.plctlab.org/api/1.2/patches/55503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/","msgid":"<20230210174404.3763-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:02","name":"[2/4] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-3-binutils@emagii.com/mbox/"},{"id":55504,"url":"https://patchwork.plctlab.org/api/1.2/patches/55504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/","msgid":"<20230210174404.3763-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:03","name":"[3/4] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-4-binutils@emagii.com/mbox/"},{"id":55505,"url":"https://patchwork.plctlab.org/api/1.2/patches/55505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/","msgid":"<20230210174404.3763-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-10T17:44:04","name":"[4/4] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230210174404.3763-5-binutils@emagii.com/mbox/"},{"id":55698,"url":"https://patchwork.plctlab.org/api/1.2/patches/55698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:12:05","name":".debug sections without contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cxtbhMXNT350aU@squeak.grove.modra.org/mbox/"},{"id":55699,"url":"https://patchwork.plctlab.org/api/1.2/patches/55699/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-11T06:13:29","name":"objdump -D of bss sections and -s with -j","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+cyCbQkCFHOPzaA@squeak.grove.modra.org/mbox/"},{"id":55977,"url":"https://patchwork.plctlab.org/api/1.2/patches/55977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-12T22:23:22","name":"objcopy memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+lm2hoJrZN/I1OO@squeak.grove.modra.org/mbox/"},{"id":56071,"url":"https://patchwork.plctlab.org/api/1.2/patches/56071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/","msgid":"<5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:36","name":"[1/2] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5003cbd5-448c-7f39-5219-ae3bfe50504f@suse.com/mbox/"},{"id":56072,"url":"https://patchwork.plctlab.org/api/1.2/patches/56072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/","msgid":"<3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com>","list_archive_url":null,"date":"2023-02-13T08:02:58","name":"[2/2] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bb126f6-5bf1-dab0-f540-25c386b9507e@suse.com/mbox/"},{"id":56078,"url":"https://patchwork.plctlab.org/api/1.2/patches/56078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/","msgid":"<09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com>","list_archive_url":null,"date":"2023-02-13T08:12:12","name":"[1/2] Arm64/gas: add missing prereq features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/09ff32c5-3ebc-dda1-2eb5-be7851cb7c66@suse.com/mbox/"},{"id":56080,"url":"https://patchwork.plctlab.org/api/1.2/patches/56080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-13T08:12:45","name":"[2/2] Arm64/gas: drop redundant feature prereqs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1e56cb2-a33f-59fd-a431-6a27460525cf@suse.com/mbox/"},{"id":56081,"url":"https://patchwork.plctlab.org/api/1.2/patches/56081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/","msgid":"<08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com>","list_archive_url":null,"date":"2023-02-13T08:15:36","name":"gas: improve interaction between read_a_source_file() and s_linefile()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08d262e3-c736-85ff-c45e-db96e55cff4c@suse.com/mbox/"},{"id":56098,"url":"https://patchwork.plctlab.org/api/1.2/patches/56098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/","msgid":"<8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com>","list_archive_url":null,"date":"2023-02-13T08:42:20","name":"x86: {LD,ST}TILECFG use an extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c7753dd-a5f5-f994-88ee-d4e053a20bc0@suse.com/mbox/"},{"id":56162,"url":"https://patchwork.plctlab.org/api/1.2/patches/56162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:35:22","name":"Split off gas init to functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSap1kQICg3JMp@squeak.grove.modra.org/mbox/"},{"id":56164,"url":"https://patchwork.plctlab.org/api/1.2/patches/56164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T10:36:02","name":"stabs.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+oSkktwhytmt7rZ@squeak.grove.modra.org/mbox/"},{"id":56261,"url":"https://patchwork.plctlab.org/api/1.2/patches/56261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/","msgid":"<20230213122241.6144-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:37","name":"[v2,1/5] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-2-binutils@emagii.com/mbox/"},{"id":56262,"url":"https://patchwork.plctlab.org/api/1.2/patches/56262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/","msgid":"<20230213122241.6144-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:38","name":"[v2,2/5] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-3-binutils@emagii.com/mbox/"},{"id":56263,"url":"https://patchwork.plctlab.org/api/1.2/patches/56263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/","msgid":"<20230213122241.6144-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:39","name":"[v2,3/5] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-4-binutils@emagii.com/mbox/"},{"id":56264,"url":"https://patchwork.plctlab.org/api/1.2/patches/56264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/","msgid":"<20230213122241.6144-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:40","name":"[v2,4/5] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-5-binutils@emagii.com/mbox/"},{"id":56265,"url":"https://patchwork.plctlab.org/api/1.2/patches/56265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/","msgid":"<20230213122241.6144-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T12:22:41","name":"[v2,5/5] Use lang_add_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213122241.6144-6-binutils@emagii.com/mbox/"},{"id":56267,"url":"https://patchwork.plctlab.org/api/1.2/patches/56267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-13T12:38:30","name":"_bfd_ecoff_slurp_symbol_table buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+ovRotGLLHQE09t@squeak.grove.modra.org/mbox/"},{"id":56279,"url":"https://patchwork.plctlab.org/api/1.2/patches/56279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T13:04:14","name":"[obvious] Fix PR30079: abort on mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131301550.29328@wotan.suse.de/mbox/"},{"id":56293,"url":"https://patchwork.plctlab.org/api/1.2/patches/56293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:42","name":"[RFC,v3,1/8] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-2-christoph.muellner@vrull.eu/mbox/"},{"id":56296,"url":"https://patchwork.plctlab.org/api/1.2/patches/56296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:43","name":"[RFC,v3,2/8] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-3-christoph.muellner@vrull.eu/mbox/"},{"id":56297,"url":"https://patchwork.plctlab.org/api/1.2/patches/56297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:44","name":"[RFC,v3,3/8] RISC-V: Add Zvkned ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-4-christoph.muellner@vrull.eu/mbox/"},{"id":56294,"url":"https://patchwork.plctlab.org/api/1.2/patches/56294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:45","name":"[RFC,v3,4/8] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-5-christoph.muellner@vrull.eu/mbox/"},{"id":56298,"url":"https://patchwork.plctlab.org/api/1.2/patches/56298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:46","name":"[RFC,v3,5/8] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-6-christoph.muellner@vrull.eu/mbox/"},{"id":56300,"url":"https://patchwork.plctlab.org/api/1.2/patches/56300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:47","name":"[RFC,v3,6/8] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-7-christoph.muellner@vrull.eu/mbox/"},{"id":56295,"url":"https://patchwork.plctlab.org/api/1.2/patches/56295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:48","name":"[RFC,v3,7/8] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-8-christoph.muellner@vrull.eu/mbox/"},{"id":56299,"url":"https://patchwork.plctlab.org/api/1.2/patches/56299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/","msgid":"<20230213133949.3773320-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-02-13T13:39:49","name":"[RFC,v3,8/8] RISC-V: Add Zvks ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213133949.3773320-9-christoph.muellner@vrull.eu/mbox/"},{"id":56326,"url":"https://patchwork.plctlab.org/api/1.2/patches/56326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/","msgid":"<2096ddec-287a-de42-a2f6-58293af2fd48@suse.com>","list_archive_url":null,"date":"2023-02-13T14:54:00","name":"gas: correct symbol name comparison in .startof./.sizeof. handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2096ddec-287a-de42-a2f6-58293af2fd48@suse.com/mbox/"},{"id":56363,"url":"https://patchwork.plctlab.org/api/1.2/patches/56363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/","msgid":"<20230213161124.15340-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:19","name":"[v3,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-2-binutils@emagii.com/mbox/"},{"id":56366,"url":"https://patchwork.plctlab.org/api/1.2/patches/56366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/","msgid":"<20230213161124.15340-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:20","name":"[v3,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-3-binutils@emagii.com/mbox/"},{"id":56365,"url":"https://patchwork.plctlab.org/api/1.2/patches/56365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/","msgid":"<20230213161124.15340-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:21","name":"[v3,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-4-binutils@emagii.com/mbox/"},{"id":56364,"url":"https://patchwork.plctlab.org/api/1.2/patches/56364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/","msgid":"<20230213161124.15340-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:22","name":"[v3,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-5-binutils@emagii.com/mbox/"},{"id":56367,"url":"https://patchwork.plctlab.org/api/1.2/patches/56367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/","msgid":"<20230213161124.15340-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:23","name":"[v3,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-6-binutils@emagii.com/mbox/"},{"id":56368,"url":"https://patchwork.plctlab.org/api/1.2/patches/56368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/","msgid":"<20230213161124.15340-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:11:24","name":"[v3,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213161124.15340-7-binutils@emagii.com/mbox/"},{"id":56372,"url":"https://patchwork.plctlab.org/api/1.2/patches/56372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/","msgid":"<20230213162009.15515-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:04","name":"[v4,1/6] Document the ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-2-binutils@emagii.com/mbox/"},{"id":56369,"url":"https://patchwork.plctlab.org/api/1.2/patches/56369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/","msgid":"<20230213162009.15515-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:05","name":"[v4,2/6] Add ASCIZ to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-3-binutils@emagii.com/mbox/"},{"id":56370,"url":"https://patchwork.plctlab.org/api/1.2/patches/56370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/","msgid":"<20230213162009.15515-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:06","name":"[v4,3/6] Add ASCIZ to testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-4-binutils@emagii.com/mbox/"},{"id":56371,"url":"https://patchwork.plctlab.org/api/1.2/patches/56371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/","msgid":"<20230213162009.15515-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:07","name":"[v4,4/6] ldlex.l: Add ASCIZ token","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-5-binutils@emagii.com/mbox/"},{"id":56373,"url":"https://patchwork.plctlab.org/api/1.2/patches/56373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/","msgid":"<20230213162009.15515-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-13T16:20:08","name":"[v4,5/6] ldgram.y: Add '\''ASCIZ '\'' command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230213162009.15515-6-binutils@emagii.com/mbox/"},{"id":56404,"url":"https://patchwork.plctlab.org/api/1.2/patches/56404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-13T17:42:58","name":"PR30120: fix x87 fucomp misassembled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302131741480.29328@wotan.suse.de/mbox/"},{"id":56662,"url":"https://patchwork.plctlab.org/api/1.2/patches/56662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/","msgid":"<20230214050633.28910-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-14T05:06:33","name":"[v4,6/6] Parse ASCIZ command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230214050633.28910-6-binutils@emagii.com/mbox/"},{"id":57082,"url":"https://patchwork.plctlab.org/api/1.2/patches/57082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-14T15:53:10","name":"gas: buffer_and_nest() needs to pass nul-terminated string to temp_ilp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b876de99-e433-61b6-1645-e026f6c9dd80@suse.com/mbox/"},{"id":57344,"url":"https://patchwork.plctlab.org/api/1.2/patches/57344/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T02:34:56","name":"binutils stabs type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+xE0Fa4HqQq/1p0@squeak.grove.modra.org/mbox/"},{"id":57373,"url":"https://patchwork.plctlab.org/api/1.2/patches/57373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T06:06:56","name":"More ecoff sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+x2gNcp9REGOj8e@squeak.grove.modra.org/mbox/"},{"id":57417,"url":"https://patchwork.plctlab.org/api/1.2/patches/57417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/","msgid":"<56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com>","list_archive_url":null,"date":"2023-02-15T07:44:24","name":"x86/gas: replace inappropriate assertion when parsing registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/56cd41d5-c0ba-d076-bf09-06612a2b54c3@suse.com/mbox/"},{"id":57485,"url":"https://patchwork.plctlab.org/api/1.2/patches/57485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:34:16","name":"objdump -G memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDOBCppQShhWzW@squeak.grove.modra.org/mbox/"},{"id":57486,"url":"https://patchwork.plctlab.org/api/1.2/patches/57486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-15T11:35:06","name":"objdump read_section_stabs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+zDasJ/lS/QXsxw@squeak.grove.modra.org/mbox/"},{"id":57497,"url":"https://patchwork.plctlab.org/api/1.2/patches/57497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/","msgid":"<20230215114052.28292-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:47","name":"[v0,1/6] Add testsuite for ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-2-binutils@emagii.com/mbox/"},{"id":57488,"url":"https://patchwork.plctlab.org/api/1.2/patches/57488/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/","msgid":"<20230215114052.28292-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:48","name":"[v0,2/6] Add ASCII command info to NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-3-binutils@emagii.com/mbox/"},{"id":57498,"url":"https://patchwork.plctlab.org/api/1.2/patches/57498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/","msgid":"<20230215114052.28292-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:49","name":"[v0,3/6] Add ASCII to info file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-4-binutils@emagii.com/mbox/"},{"id":57499,"url":"https://patchwork.plctlab.org/api/1.2/patches/57499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/","msgid":"<20230215114052.28292-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:50","name":"[v0,4/6] ldlex.l: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-5-binutils@emagii.com/mbox/"},{"id":57490,"url":"https://patchwork.plctlab.org/api/1.2/patches/57490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/","msgid":"<20230215114052.28292-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:51","name":"[v0,5/6] ldgram.y: add ASCII","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-6-binutils@emagii.com/mbox/"},{"id":57491,"url":"https://patchwork.plctlab.org/api/1.2/patches/57491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/","msgid":"<20230215114052.28292-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-15T11:40:52","name":"[v0,6/6] ldlang.*: parse ASCII command","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215114052.28292-7-binutils@emagii.com/mbox/"},{"id":57650,"url":"https://patchwork.plctlab.org/api/1.2/patches/57650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:58","name":"[v4,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-2-i.swmail@xen0n.name/mbox/"},{"id":57649,"url":"https://patchwork.plctlab.org/api/1.2/patches/57649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:02:59","name":"[v4,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-3-i.swmail@xen0n.name/mbox/"},{"id":57652,"url":"https://patchwork.plctlab.org/api/1.2/patches/57652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:00","name":"[v4,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-4-i.swmail@xen0n.name/mbox/"},{"id":57651,"url":"https://patchwork.plctlab.org/api/1.2/patches/57651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:01","name":"[v4,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-5-i.swmail@xen0n.name/mbox/"},{"id":57654,"url":"https://patchwork.plctlab.org/api/1.2/patches/57654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:02","name":"[v4,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-6-i.swmail@xen0n.name/mbox/"},{"id":57653,"url":"https://patchwork.plctlab.org/api/1.2/patches/57653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/","msgid":"<20230215180303.620184-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-02-15T18:03:03","name":"[v4,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230215180303.620184-7-i.swmail@xen0n.name/mbox/"},{"id":57811,"url":"https://patchwork.plctlab.org/api/1.2/patches/57811/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:03:40","name":"gas_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2O/JECc+OX2WWd@squeak.grove.modra.org/mbox/"},{"id":57812,"url":"https://patchwork.plctlab.org/api/1.2/patches/57812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T02:04:50","name":"Delete PROGRESS macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+2PQpJcZUJBOxco@squeak.grove.modra.org/mbox/"},{"id":57925,"url":"https://patchwork.plctlab.org/api/1.2/patches/57925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-16T08:56:11","name":"RISC-V: as_warn() already emits a newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f055cbdb-e706-3a74-ab63-725ed8a047fd@suse.com/mbox/"},{"id":58064,"url":"https://patchwork.plctlab.org/api/1.2/patches/58064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/","msgid":"<20230216131905.1012-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T13:19:05","name":"[v0,1/1,RFC] Add support for CRC64 generation in linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216131905.1012-2-binutils@emagii.com/mbox/"},{"id":58227,"url":"https://patchwork.plctlab.org/api/1.2/patches/58227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/","msgid":"<20230216204006.1977-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:01","name":"[v0,1/6] CRC64 header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-2-binutils@emagii.com/mbox/"},{"id":58228,"url":"https://patchwork.plctlab.org/api/1.2/patches/58228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/","msgid":"<20230216204006.1977-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:02","name":"[v0,2/6] ldlang.h: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-3-binutils@emagii.com/mbox/"},{"id":58229,"url":"https://patchwork.plctlab.org/api/1.2/patches/58229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/","msgid":"<20230216204006.1977-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:03","name":"[v0,3/6] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-4-binutils@emagii.com/mbox/"},{"id":58230,"url":"https://patchwork.plctlab.org/api/1.2/patches/58230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/","msgid":"<20230216204006.1977-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:04","name":"[v0,4/6] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-5-binutils@emagii.com/mbox/"},{"id":58232,"url":"https://patchwork.plctlab.org/api/1.2/patches/58232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/","msgid":"<20230216204006.1977-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:05","name":"[v0,5/6] ldlang.c: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-6-binutils@emagii.com/mbox/"},{"id":58231,"url":"https://patchwork.plctlab.org/api/1.2/patches/58231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/","msgid":"<20230216204006.1977-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-16T20:40:06","name":"[v0,6/6] ldlang.c: Try to get the .text section for checking CRC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230216204006.1977-7-binutils@emagii.com/mbox/"},{"id":58259,"url":"https://patchwork.plctlab.org/api/1.2/patches/58259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-16T22:00:29","name":"PR30046, power cmpi leads to unknown architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+6nfaKgOuYb/KBD@squeak.grove.modra.org/mbox/"},{"id":58321,"url":"https://patchwork.plctlab.org/api/1.2/patches/58321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T02:38:50","name":"Wild pointer reads in _bfd_ecoff_locate_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+7ouisD+WH2nZn5@squeak.grove.modra.org/mbox/"},{"id":58346,"url":"https://patchwork.plctlab.org/api/1.2/patches/58346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044033.2131866-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:40:33","name":"[1/2] gprofng: PR30036 Build failure on aarch64 w/ glibc: symbol `pwrite64'\'' is already defined","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044033.2131866-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58347,"url":"https://patchwork.plctlab.org/api/1.2/patches/58347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/","msgid":"<20230217044105.2133872-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-17T04:41:05","name":"[2/2] gprofng: fix Dwarf reader for DW_TAG_subprogram","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217044105.2133872-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":58348,"url":"https://patchwork.plctlab.org/api/1.2/patches/58348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-17T04:49:29","name":"ld test asciz and ascii fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+8HWSTBuPWN+K3i@squeak.grove.modra.org/mbox/"},{"id":58514,"url":"https://patchwork.plctlab.org/api/1.2/patches/58514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/","msgid":"<20230217112016.19718-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:12","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-2-binutils@emagii.com/mbox/"},{"id":58513,"url":"https://patchwork.plctlab.org/api/1.2/patches/58513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/","msgid":"<20230217112016.19718-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T11:20:13","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217112016.19718-3-binutils@emagii.com/mbox/"},{"id":58591,"url":"https://patchwork.plctlab.org/api/1.2/patches/58591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/","msgid":"<20230217135446.26053-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:42","name":"[v1,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-2-binutils@emagii.com/mbox/"},{"id":58593,"url":"https://patchwork.plctlab.org/api/1.2/patches/58593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/","msgid":"<20230217135446.26053-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:43","name":"[v1,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-3-binutils@emagii.com/mbox/"},{"id":58589,"url":"https://patchwork.plctlab.org/api/1.2/patches/58589/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/","msgid":"<20230217135446.26053-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:44","name":"[v1,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-4-binutils@emagii.com/mbox/"},{"id":58590,"url":"https://patchwork.plctlab.org/api/1.2/patches/58590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/","msgid":"<20230217135446.26053-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:45","name":"[v1,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-5-binutils@emagii.com/mbox/"},{"id":58592,"url":"https://patchwork.plctlab.org/api/1.2/patches/58592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/","msgid":"<20230217135446.26053-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T13:54:46","name":"[v1,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217135446.26053-6-binutils@emagii.com/mbox/"},{"id":58650,"url":"https://patchwork.plctlab.org/api/1.2/patches/58650/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-02-17T15:03:57","name":"[RFC] Move static archive dependencies into ld","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2302171451390.16810@wotan.suse.de/mbox/"},{"id":58738,"url":"https://patchwork.plctlab.org/api/1.2/patches/58738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/","msgid":"<20230217174037.11911-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:33","name":"[v2,1/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-2-binutils@emagii.com/mbox/"},{"id":58735,"url":"https://patchwork.plctlab.org/api/1.2/patches/58735/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/","msgid":"<20230217174037.11911-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:34","name":"[v2,2/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-3-binutils@emagii.com/mbox/"},{"id":58736,"url":"https://patchwork.plctlab.org/api/1.2/patches/58736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/","msgid":"<20230217174037.11911-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:35","name":"[v2,3/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-4-binutils@emagii.com/mbox/"},{"id":58734,"url":"https://patchwork.plctlab.org/api/1.2/patches/58734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/","msgid":"<20230217174037.11911-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:36","name":"[v2,4/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-5-binutils@emagii.com/mbox/"},{"id":58737,"url":"https://patchwork.plctlab.org/api/1.2/patches/58737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/","msgid":"<20230217174037.11911-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-17T17:40:37","name":"[v2,5/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217174037.11911-6-binutils@emagii.com/mbox/"},{"id":58757,"url":"https://patchwork.plctlab.org/api/1.2/patches/58757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/","msgid":"<20230217192905.3160819-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:02","name":"[1/4] Fix formatting of long function description in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-2-tom@tromey.com/mbox/"},{"id":58758,"url":"https://patchwork.plctlab.org/api/1.2/patches/58758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/","msgid":"<20230217192905.3160819-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:03","name":"[2/4] Don'\''t use chew comments for static functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-3-tom@tromey.com/mbox/"},{"id":58756,"url":"https://patchwork.plctlab.org/api/1.2/patches/58756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/","msgid":"<20230217192905.3160819-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:04","name":"[3/4] Hoist the SECTION comment in opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-4-tom@tromey.com/mbox/"},{"id":58755,"url":"https://patchwork.plctlab.org/api/1.2/patches/58755/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/","msgid":"<20230217192905.3160819-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-17T19:29:05","name":"[4/4] Redefine FUNCTION in doc.str","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230217192905.3160819-5-tom@tromey.com/mbox/"},{"id":58951,"url":"https://patchwork.plctlab.org/api/1.2/patches/58951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/","msgid":"<877cwere3q.fsf@igel.home>","list_archive_url":null,"date":"2023-02-18T19:02:49","name":"opcodes: style m68k disassembler output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877cwere3q.fsf@igel.home/mbox/"},{"id":59075,"url":"https://patchwork.plctlab.org/api/1.2/patches/59075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-19T03:47:16","name":"Buffer overflow in evax_bfd_print_eobj","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/GbxH+cM+iKG3WP@squeak.grove.modra.org/mbox/"},{"id":59334,"url":"https://patchwork.plctlab.org/api/1.2/patches/59334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/","msgid":"<20230219173450.25555-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:46","name":"[v3,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-2-binutils@emagii.com/mbox/"},{"id":59332,"url":"https://patchwork.plctlab.org/api/1.2/patches/59332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/","msgid":"<20230219173450.25555-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:47","name":"[v3,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-3-binutils@emagii.com/mbox/"},{"id":59333,"url":"https://patchwork.plctlab.org/api/1.2/patches/59333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/","msgid":"<20230219173450.25555-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:48","name":"[v3,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-4-binutils@emagii.com/mbox/"},{"id":59331,"url":"https://patchwork.plctlab.org/api/1.2/patches/59331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/","msgid":"<20230219173450.25555-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:49","name":"[v3,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-5-binutils@emagii.com/mbox/"},{"id":59340,"url":"https://patchwork.plctlab.org/api/1.2/patches/59340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/","msgid":"<20230219173450.25555-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T17:34:50","name":"[v3,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219173450.25555-6-binutils@emagii.com/mbox/"},{"id":59338,"url":"https://patchwork.plctlab.org/api/1.2/patches/59338/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/","msgid":"<20230219194549.22554-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:45","name":"[v4,1/5] CRC64 commands documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-2-binutils@emagii.com/mbox/"},{"id":59361,"url":"https://patchwork.plctlab.org/api/1.2/patches/59361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/","msgid":"<20230219194549.22554-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:46","name":"[v4,2/5] CRC64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-3-binutils@emagii.com/mbox/"},{"id":59324,"url":"https://patchwork.plctlab.org/api/1.2/patches/59324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/","msgid":"<20230219194549.22554-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:47","name":"[v4,3/5] ldlex.l: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-4-binutils@emagii.com/mbox/"},{"id":59325,"url":"https://patchwork.plctlab.org/api/1.2/patches/59325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/","msgid":"<20230219194549.22554-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:48","name":"[v4,4/5] ldgram.y: CRC64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-5-binutils@emagii.com/mbox/"},{"id":59360,"url":"https://patchwork.plctlab.org/api/1.2/patches/59360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/","msgid":"<20230219194549.22554-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-19T19:45:49","name":"[v4,5/5] Calculate CRC64 over the .text area","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230219194549.22554-6-binutils@emagii.com/mbox/"},{"id":59371,"url":"https://patchwork.plctlab.org/api/1.2/patches/59371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-20T01:56:51","name":"In-memory nested archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/LTY//irZ06TbCl@squeak.grove.modra.org/mbox/"},{"id":59328,"url":"https://patchwork.plctlab.org/api/1.2/patches/59328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/","msgid":"<20230220082224.415968-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:21","name":"[1/4] gas/testsuite: adjust a test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-1-chigot@adacore.com/mbox/"},{"id":59350,"url":"https://patchwork.plctlab.org/api/1.2/patches/59350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/","msgid":"<20230220082224.415968-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:22","name":"[2/4] ld/testsuite: don'\''t output to /dev/null on mingw hosts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-2-chigot@adacore.com/mbox/"},{"id":59358,"url":"https://patchwork.plctlab.org/api/1.2/patches/59358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/","msgid":"<20230220082224.415968-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:23","name":"[3/4] ld/testsuite: adjust to Windows path separator.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-3-chigot@adacore.com/mbox/"},{"id":59335,"url":"https://patchwork.plctlab.org/api/1.2/patches/59335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/","msgid":"<20230220082224.415968-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T08:22:24","name":"[4/4] ld/testsuite: handle Windows drive letter in a noinit test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220082224.415968-4-chigot@adacore.com/mbox/"},{"id":59456,"url":"https://patchwork.plctlab.org/api/1.2/patches/59456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/","msgid":"<20230220141328.20441-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-20T14:13:28","name":"ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220141328.20441-1-mark@harmstone.com/mbox/"},{"id":59466,"url":"https://patchwork.plctlab.org/api/1.2/patches/59466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/","msgid":"<20230220144302.1234792-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-20T14:43:02","name":"[v2] ld/testsuite: don'\''t output to /dev/null","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230220144302.1234792-1-chigot@adacore.com/mbox/"},{"id":59759,"url":"https://patchwork.plctlab.org/api/1.2/patches/59759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/","msgid":"<20230221040650.2337395-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-21T04:06:50","name":"MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221040650.2337395-1-yunqiang.su@cipunited.com/mbox/"},{"id":59767,"url":"https://patchwork.plctlab.org/api/1.2/patches/59767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:03","name":"alpha-*-vms missing libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcPwp09t1wQTFF@squeak.grove.modra.org/mbox/"},{"id":59769,"url":"https://patchwork.plctlab.org/api/1.2/patches/59769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:27","name":"ld-libs test on alpha-vms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcV7KZ8EOf9LeQ@squeak.grove.modra.org/mbox/"},{"id":59768,"url":"https://patchwork.plctlab.org/api/1.2/patches/59768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T05:53:58","name":"Both FAIL and PASS \"check sections 2\"?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/RcdkYHUwcnAETA@squeak.grove.modra.org/mbox/"},{"id":59807,"url":"https://patchwork.plctlab.org/api/1.2/patches/59807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/","msgid":"<20230221090331.559683-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T09:03:31","name":"ld/testsuite: handle Windows drive letter in persistent section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221090331.559683-1-chigot@adacore.com/mbox/"},{"id":59864,"url":"https://patchwork.plctlab.org/api/1.2/patches/59864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/","msgid":"<87v8jv9snh.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-21T11:14:58","name":"Commit: Update description of bfd_fill_in_gnu_debuglink_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8jv9snh.fsf@redhat.com/mbox/"},{"id":60156,"url":"https://patchwork.plctlab.org/api/1.2/patches/60156/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/","msgid":"<20230221161442.1554824-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-21T16:14:42","name":"testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230221161442.1554824-1-chigot@adacore.com/mbox/"},{"id":60284,"url":"https://patchwork.plctlab.org/api/1.2/patches/60284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-21T22:59:15","name":"debug_link duplicate file size checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/VMwx4rDcB3csbz@squeak.grove.modra.org/mbox/"},{"id":60522,"url":"https://patchwork.plctlab.org/api/1.2/patches/60522/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/","msgid":"<2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com>","list_archive_url":null,"date":"2023-02-22T13:14:48","name":"x86: avoid .byte in testcases where possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2767901e-2ebc-f42f-982b-1b9b6df3b18f@suse.com/mbox/"},{"id":60572,"url":"https://patchwork.plctlab.org/api/1.2/patches/60572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/","msgid":"<20230222151639.588269-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-22T15:16:39","name":"[v2] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222151639.588269-1-chigot@adacore.com/mbox/"},{"id":60602,"url":"https://patchwork.plctlab.org/api/1.2/patches/60602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/","msgid":"<20230222161609.239928-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:00","name":"[v5,01/10] TIMESTAMP: ldlang: process","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-2-binutils@emagii.com/mbox/"},{"id":60606,"url":"https://patchwork.plctlab.org/api/1.2/patches/60606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/","msgid":"<20230222161609.239928-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:01","name":"[v5,02/10] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-3-binutils@emagii.com/mbox/"},{"id":60597,"url":"https://patchwork.plctlab.org/api/1.2/patches/60597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/","msgid":"<20230222161609.239928-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:02","name":"[v5,03/10] DIGEST: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-4-binutils@emagii.com/mbox/"},{"id":60599,"url":"https://patchwork.plctlab.org/api/1.2/patches/60599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/","msgid":"<20230222161609.239928-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:03","name":"[v5,04/10] LIBCRC: license","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-5-binutils@emagii.com/mbox/"},{"id":60604,"url":"https://patchwork.plctlab.org/api/1.2/patches/60604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/","msgid":"<20230222161609.239928-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:04","name":"[v5,05/10] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-6-binutils@emagii.com/mbox/"},{"id":60608,"url":"https://patchwork.plctlab.org/api/1.2/patches/60608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/","msgid":"<20230222161609.239928-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:05","name":"[v5,06/10] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-7-binutils@emagii.com/mbox/"},{"id":60609,"url":"https://patchwork.plctlab.org/api/1.2/patches/60609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/","msgid":"<20230222161609.239928-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:06","name":"[v5,07/10] DIGEST: Makefile.am: add new files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-8-binutils@emagii.com/mbox/"},{"id":60603,"url":"https://patchwork.plctlab.org/api/1.2/patches/60603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/","msgid":"<20230222161609.239928-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:07","name":"[v5,08/10] DIGEST: CRC-32/64 algorithms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-9-binutils@emagii.com/mbox/"},{"id":60605,"url":"https://patchwork.plctlab.org/api/1.2/patches/60605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/","msgid":"<20230222161609.239928-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:08","name":"[v5,09/10] DIGEST: ldmain.c: add CRC calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-10-binutils@emagii.com/mbox/"},{"id":60607,"url":"https://patchwork.plctlab.org/api/1.2/patches/60607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/","msgid":"<20230222161609.239928-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-02-22T16:16:09","name":"[v5,10/10] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230222161609.239928-11-binutils@emagii.com/mbox/"},{"id":60774,"url":"https://patchwork.plctlab.org/api/1.2/patches/60774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:48:58","name":"Test SEC_HAS_CONTENTS before reading section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biKm/PHgcgid9l@squeak.grove.modra.org/mbox/"},{"id":60775,"url":"https://patchwork.plctlab.org/api/1.2/patches/60775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:28","name":"Test SEC_HAS_CONTENTS in relax routines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biSBwPDeTjESNU@squeak.grove.modra.org/mbox/"},{"id":60776,"url":"https://patchwork.plctlab.org/api/1.2/patches/60776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:49:58","name":"ip2k: don'\''t look at stab sections without relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/biZsHVn/HEmkal@squeak.grove.modra.org/mbox/"},{"id":60777,"url":"https://patchwork.plctlab.org/api/1.2/patches/60777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-23T03:50:35","name":"dwarf1 .line SEC_HAS_CONTENTS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/bii4z1P2p0EwAC@squeak.grove.modra.org/mbox/"},{"id":60907,"url":"https://patchwork.plctlab.org/api/1.2/patches/60907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/","msgid":"<20230223110417.63915-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-23T11:04:17","name":"[v3] testsuite: prune DOS drive letter in test outputs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223110417.63915-1-chigot@adacore.com/mbox/"},{"id":60908,"url":"https://patchwork.plctlab.org/api/1.2/patches/60908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/","msgid":"<20230223111115.3752443-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-23T11:11:15","name":"MIPS: support specify isa level when configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223111115.3752443-1-yunqiang.su@cipunited.com/mbox/"},{"id":60954,"url":"https://patchwork.plctlab.org/api/1.2/patches/60954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/","msgid":"<20230223124519.4228-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-23T12:45:19","name":"gas: Add --force-compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230223124519.4228-1-tdevries@suse.de/mbox/"},{"id":61014,"url":"https://patchwork.plctlab.org/api/1.2/patches/61014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/","msgid":"<877651c1-3d70-6985-54b3-e4416bed3048@arm.com>","list_archive_url":null,"date":"2023-02-23T15:18:03","name":"[GAS,Aarch64] Add Binutils support for MEC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/877651c1-3d70-6985-54b3-e4416bed3048@arm.com/mbox/"},{"id":61037,"url":"https://patchwork.plctlab.org/api/1.2/patches/61037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/","msgid":"<87bklkths4.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-23T17:26:19","name":"Commit: Better caching in elf_find_function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87bklkths4.fsf@redhat.com/mbox/"},{"id":61175,"url":"https://patchwork.plctlab.org/api/1.2/patches/61175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-24T07:53:39","name":"PR30155, ld segfault in _bfd_nearby_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/htA80wwgArcHQ0@squeak.grove.modra.org/mbox/"},{"id":61302,"url":"https://patchwork.plctlab.org/api/1.2/patches/61302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:02:22","name":"gas: default .debug section compression method adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fe210be6-76c8-155f-f151-15ce767b133f@suse.com/mbox/"},{"id":61306,"url":"https://patchwork.plctlab.org/api/1.2/patches/61306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/","msgid":"<3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com>","list_archive_url":null,"date":"2023-02-24T13:08:25","name":"[1/2] x86: drop redundant calculation of EVEX broadcast size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dba3751-3fa1-0684-b98c-2c383f26c5a6@suse.com/mbox/"},{"id":61307,"url":"https://patchwork.plctlab.org/api/1.2/patches/61307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-24T13:09:14","name":"[2/2] x86: use swap_2_operands() in build_vex_prefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a68e2ee4-9198-664e-4e62-245ff29494fc@suse.com/mbox/"},{"id":61506,"url":"https://patchwork.plctlab.org/api/1.2/patches/61506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/","msgid":"<87ilfqjb5y.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-25T10:23:53","name":"[PUSHED] Enable styling for GDB (Was: [PATCH] opcodes: style m68k disassembler output)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ilfqjb5y.fsf@redhat.com/mbox/"},{"id":61690,"url":"https://patchwork.plctlab.org/api/1.2/patches/61690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/","msgid":"<20230227005935.12270-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-02-27T00:59:35","name":"[v2] ld: Sort section contributions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227005935.12270-1-mark@harmstone.com/mbox/"},{"id":61924,"url":"https://patchwork.plctlab.org/api/1.2/patches/61924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/","msgid":"<9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de>","list_archive_url":null,"date":"2023-02-27T11:43:09","name":"gas: Add --compress-debug-sections=force","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9eb9eaf6-2cff-360b-3de6-072d3f8185dc@suse.de/mbox/"},{"id":61954,"url":"https://patchwork.plctlab.org/api/1.2/patches/61954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/","msgid":"<20230227134135.462271-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-02-27T13:41:35","name":"gas/testsuite: adjust another test for case insensitive file systems","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230227134135.462271-1-chigot@adacore.com/mbox/"},{"id":62196,"url":"https://patchwork.plctlab.org/api/1.2/patches/62196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:04:56","name":"Another PE SEC_HAS_CONTENTS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FKI3FT2qt6LnH@squeak.grove.modra.org/mbox/"},{"id":62197,"url":"https://patchwork.plctlab.org/api/1.2/patches/62197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:05:45","name":"Add some sanity checking in ECOFF lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FWTrLectdFgCl@squeak.grove.modra.org/mbox/"},{"id":62198,"url":"https://patchwork.plctlab.org/api/1.2/patches/62198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:06:36","name":"Free ecoff debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1FjDQ7XxwI4Zxz@squeak.grove.modra.org/mbox/"},{"id":62205,"url":"https://patchwork.plctlab.org/api/1.2/patches/62205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/","msgid":"<20230228001633.3602-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:31","name":"[v2,1/3] gas: Unify parsing of --compress-debug-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-1-tdevries@suse.de/mbox/"},{"id":62206,"url":"https://patchwork.plctlab.org/api/1.2/patches/62206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/","msgid":"<20230228001633.3602-2-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:32","name":"[v2,2/3] gas: Handle --compress-debug-sections=subopt1,subopt2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-2-tdevries@suse.de/mbox/"},{"id":62204,"url":"https://patchwork.plctlab.org/api/1.2/patches/62204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/","msgid":"<20230228001633.3602-3-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-28T00:16:33","name":"[v2,3/3] gas: Add --compress-debug-sections={heuristic-always, heuristic-sizewin}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228001633.3602-3-tdevries@suse.de/mbox/"},{"id":62220,"url":"https://patchwork.plctlab.org/api/1.2/patches/62220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-28T00:37:59","name":"chew.c printf of intptr_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/1M54x/w6QMpPfQ@squeak.grove.modra.org/mbox/"},{"id":62640,"url":"https://patchwork.plctlab.org/api/1.2/patches/62640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/","msgid":"<2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-02-28T21:44:06","name":"opcodes/arm: adjust whitespace in cpsie instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2efba8824df3f1bc782b9bd9aa598e2dae02f9ca.1677620627.git.aburgess@redhat.com/mbox/"},{"id":62664,"url":"https://patchwork.plctlab.org/api/1.2/patches/62664/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/","msgid":"<20230228224937.3832887-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-02-28T22:49:37","name":"[needs,more,eyes] Relink also libopcodes and libgprofng to newly built libiberty.a","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230228224937.3832887-1-dilfridge@gentoo.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"},{"id":17,"url":"https://patchwork.plctlab.org/api/1.2/bundles/17/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-03","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":62751,"url":"https://patchwork.plctlab.org/api/1.2/patches/62751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T03:59:18","name":"Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nlh7yA1PLiIvj@squeak.grove.modra.org/mbox/"},{"id":62752,"url":"https://patchwork.plctlab.org/api/1.2/patches/62752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:03","name":"gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7Nw2XouT8JokFm@squeak.grove.modra.org/mbox/"},{"id":62753,"url":"https://patchwork.plctlab.org/api/1.2/patches/62753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T04:00:36","name":"Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y/7N5GnBecgnIXQx@squeak.grove.modra.org/mbox/"},{"id":62932,"url":"https://patchwork.plctlab.org/api/1.2/patches/62932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/","msgid":"<20230301144756.1847278-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:46","name":"[v6,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-2-binutils@emagii.com/mbox/"},{"id":62934,"url":"https://patchwork.plctlab.org/api/1.2/patches/62934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/","msgid":"<20230301144756.1847278-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:47","name":"[v6,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-3-binutils@emagii.com/mbox/"},{"id":62935,"url":"https://patchwork.plctlab.org/api/1.2/patches/62935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/","msgid":"<20230301144756.1847278-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:48","name":"[v6,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-4-binutils@emagii.com/mbox/"},{"id":62933,"url":"https://patchwork.plctlab.org/api/1.2/patches/62933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/","msgid":"<20230301144756.1847278-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:49","name":"[v6,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-5-binutils@emagii.com/mbox/"},{"id":62937,"url":"https://patchwork.plctlab.org/api/1.2/patches/62937/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/","msgid":"<20230301144756.1847278-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:50","name":"[v6,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-6-binutils@emagii.com/mbox/"},{"id":62941,"url":"https://patchwork.plctlab.org/api/1.2/patches/62941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/","msgid":"<20230301144756.1847278-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:51","name":"[v6,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-7-binutils@emagii.com/mbox/"},{"id":62939,"url":"https://patchwork.plctlab.org/api/1.2/patches/62939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/","msgid":"<20230301144756.1847278-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:52","name":"[v6,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-8-binutils@emagii.com/mbox/"},{"id":62940,"url":"https://patchwork.plctlab.org/api/1.2/patches/62940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/","msgid":"<20230301144756.1847278-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:53","name":"[v6,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-9-binutils@emagii.com/mbox/"},{"id":62944,"url":"https://patchwork.plctlab.org/api/1.2/patches/62944/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/","msgid":"<20230301144756.1847278-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:54","name":"[v6,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-10-binutils@emagii.com/mbox/"},{"id":62936,"url":"https://patchwork.plctlab.org/api/1.2/patches/62936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/","msgid":"<20230301144756.1847278-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:55","name":"[v6,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-11-binutils@emagii.com/mbox/"},{"id":62947,"url":"https://patchwork.plctlab.org/api/1.2/patches/62947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/","msgid":"<20230301144756.1847278-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T14:47:56","name":"[v6,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301144756.1847278-12-binutils@emagii.com/mbox/"},{"id":62967,"url":"https://patchwork.plctlab.org/api/1.2/patches/62967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/","msgid":"<20230301154513.1850449-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:03","name":"[v7,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-2-binutils@emagii.com/mbox/"},{"id":62966,"url":"https://patchwork.plctlab.org/api/1.2/patches/62966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/","msgid":"<20230301154513.1850449-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:04","name":"[v7,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-3-binutils@emagii.com/mbox/"},{"id":62971,"url":"https://patchwork.plctlab.org/api/1.2/patches/62971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/","msgid":"<20230301154513.1850449-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:05","name":"[v7,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-4-binutils@emagii.com/mbox/"},{"id":62973,"url":"https://patchwork.plctlab.org/api/1.2/patches/62973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/","msgid":"<20230301154513.1850449-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:06","name":"[v7,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-5-binutils@emagii.com/mbox/"},{"id":62972,"url":"https://patchwork.plctlab.org/api/1.2/patches/62972/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/","msgid":"<20230301154513.1850449-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:07","name":"[v7,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-6-binutils@emagii.com/mbox/"},{"id":62974,"url":"https://patchwork.plctlab.org/api/1.2/patches/62974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/","msgid":"<20230301154513.1850449-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:08","name":"[v7,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-7-binutils@emagii.com/mbox/"},{"id":62968,"url":"https://patchwork.plctlab.org/api/1.2/patches/62968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/","msgid":"<20230301154513.1850449-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T15:45:09","name":"[v7,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301154513.1850449-8-binutils@emagii.com/mbox/"},{"id":62994,"url":"https://patchwork.plctlab.org/api/1.2/patches/62994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/","msgid":"<20230301173022.1851188-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:19","name":"[v7,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-8-binutils@emagii.com/mbox/"},{"id":62997,"url":"https://patchwork.plctlab.org/api/1.2/patches/62997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/","msgid":"<20230301173022.1851188-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:20","name":"[v7,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-9-binutils@emagii.com/mbox/"},{"id":62995,"url":"https://patchwork.plctlab.org/api/1.2/patches/62995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/","msgid":"<20230301173022.1851188-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:21","name":"[v7,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-10-binutils@emagii.com/mbox/"},{"id":62996,"url":"https://patchwork.plctlab.org/api/1.2/patches/62996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/","msgid":"<20230301173022.1851188-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:30:22","name":"[v7,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301173022.1851188-11-binutils@emagii.com/mbox/"},{"id":62999,"url":"https://patchwork.plctlab.org/api/1.2/patches/62999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/","msgid":"<20230301174325.1858522-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:15","name":"[v8,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-2-binutils@emagii.com/mbox/"},{"id":63002,"url":"https://patchwork.plctlab.org/api/1.2/patches/63002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/","msgid":"<20230301174325.1858522-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:16","name":"[v8,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-3-binutils@emagii.com/mbox/"},{"id":63000,"url":"https://patchwork.plctlab.org/api/1.2/patches/63000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/","msgid":"<20230301174325.1858522-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:17","name":"[v8,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-4-binutils@emagii.com/mbox/"},{"id":63001,"url":"https://patchwork.plctlab.org/api/1.2/patches/63001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/","msgid":"<20230301174325.1858522-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:18","name":"[v8,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-5-binutils@emagii.com/mbox/"},{"id":63005,"url":"https://patchwork.plctlab.org/api/1.2/patches/63005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/","msgid":"<20230301174325.1858522-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:19","name":"[v8,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-6-binutils@emagii.com/mbox/"},{"id":63006,"url":"https://patchwork.plctlab.org/api/1.2/patches/63006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/","msgid":"<20230301174325.1858522-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:20","name":"[v8,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-7-binutils@emagii.com/mbox/"},{"id":63007,"url":"https://patchwork.plctlab.org/api/1.2/patches/63007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/","msgid":"<20230301174325.1858522-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:21","name":"[v8,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-8-binutils@emagii.com/mbox/"},{"id":63008,"url":"https://patchwork.plctlab.org/api/1.2/patches/63008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/","msgid":"<20230301174325.1858522-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:22","name":"[v8,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-9-binutils@emagii.com/mbox/"},{"id":63010,"url":"https://patchwork.plctlab.org/api/1.2/patches/63010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/","msgid":"<20230301174325.1858522-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:23","name":"[v8,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-10-binutils@emagii.com/mbox/"},{"id":63011,"url":"https://patchwork.plctlab.org/api/1.2/patches/63011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/","msgid":"<20230301174325.1858522-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:24","name":"[v8,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-11-binutils@emagii.com/mbox/"},{"id":63004,"url":"https://patchwork.plctlab.org/api/1.2/patches/63004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/","msgid":"<20230301174325.1858522-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-01T17:43:25","name":"[v8,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230301174325.1858522-12-binutils@emagii.com/mbox/"},{"id":63103,"url":"https://patchwork.plctlab.org/api/1.2/patches/63103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:29","name":"Using .mri in assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//K/QCIk6YuuRF3@squeak.grove.modra.org/mbox/"},{"id":63104,"url":"https://patchwork.plctlab.org/api/1.2/patches/63104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-01T22:00:58","name":"More bounds checking in macro_expand","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y//LGl4CuJ+YN+i5@squeak.grove.modra.org/mbox/"},{"id":63167,"url":"https://patchwork.plctlab.org/api/1.2/patches/63167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/","msgid":"<20230302015222.291088-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-02T01:52:22","name":"[v2] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302015222.291088-1-yunqiang.su@cipunited.com/mbox/"},{"id":63263,"url":"https://patchwork.plctlab.org/api/1.2/patches/63263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/","msgid":"<20230302080137.3346439-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:01:37","name":"elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302080137.3346439-1-i.swmail@xen0n.name/mbox/"},{"id":63267,"url":"https://patchwork.plctlab.org/api/1.2/patches/63267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/","msgid":"<20230302081452.3429908-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-03-02T08:14:52","name":"[RESEND] elfedit: add support for editing e_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302081452.3429908-1-i.swmail@xen0n.name/mbox/"},{"id":63360,"url":"https://patchwork.plctlab.org/api/1.2/patches/63360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/","msgid":"<20230302112531.200647-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-02T11:25:31","name":"BPF relocations review / refactoring","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302112531.200647-2-cupertino.miranda@oracle.com/mbox/"},{"id":63387,"url":"https://patchwork.plctlab.org/api/1.2/patches/63387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-02T12:01:25","name":"Don'\''t write zeros to a gap in the output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZACQFdX4P07PysEc@squeak.grove.modra.org/mbox/"},{"id":63554,"url":"https://patchwork.plctlab.org/api/1.2/patches/63554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/","msgid":"<20230302201029.vflqmyjxh7qnyxa3@google.com>","list_archive_url":null,"date":"2023-03-02T20:10:29","name":"[v2] ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201029.vflqmyjxh7qnyxa3@google.com/mbox/"},{"id":63555,"url":"https://patchwork.plctlab.org/api/1.2/patches/63555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/","msgid":"<20230302201722.1304941-1-maskray@google.com>","list_archive_url":null,"date":"2023-03-02T20:17:22","name":"[v2] ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302201722.1304941-1-maskray@google.com/mbox/"},{"id":63603,"url":"https://patchwork.plctlab.org/api/1.2/patches/63603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/","msgid":"<20230302220408.1925678-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:58","name":"[v9,01/11,gdb/testsuite] Fix gdb.rust/watch.exp on ppc64le","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-2-binutils@emagii.com/mbox/"},{"id":63598,"url":"https://patchwork.plctlab.org/api/1.2/patches/63598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/","msgid":"<20230302220408.1925678-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:03:59","name":"[v9,02/11] Remove value_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-3-binutils@emagii.com/mbox/"},{"id":63607,"url":"https://patchwork.plctlab.org/api/1.2/patches/63607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/","msgid":"<20230302220408.1925678-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:00","name":"[v9,03/11,gdb/testsuite] Fix gdb.python/py-breakpoint.exp timeouts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-4-binutils@emagii.com/mbox/"},{"id":63602,"url":"https://patchwork.plctlab.org/api/1.2/patches/63602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/","msgid":"<20230302220408.1925678-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:01","name":"[v9,04/11] gdb: add HtabPrinter to gdb-gdb.py.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-5-binutils@emagii.com/mbox/"},{"id":63608,"url":"https://patchwork.plctlab.org/api/1.2/patches/63608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/","msgid":"<20230302220408.1925678-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:02","name":"[v9,05/11] Automatic date update in version.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-6-binutils@emagii.com/mbox/"},{"id":63609,"url":"https://patchwork.plctlab.org/api/1.2/patches/63609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/","msgid":"<20230302220408.1925678-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:03","name":"[v9,06/11] Memory leak in gas do_repeat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-7-binutils@emagii.com/mbox/"},{"id":63599,"url":"https://patchwork.plctlab.org/api/1.2/patches/63599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/","msgid":"<20230302220408.1925678-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:04","name":"[v9,07/11] gas s_fill caused internal error in frag_new","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-8-binutils@emagii.com/mbox/"},{"id":63610,"url":"https://patchwork.plctlab.org/api/1.2/patches/63610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/","msgid":"<20230302220408.1925678-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:05","name":"[v9,08/11] Catch overflow in gas s_space","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-9-binutils@emagii.com/mbox/"},{"id":63606,"url":"https://patchwork.plctlab.org/api/1.2/patches/63606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/","msgid":"<20230302220408.1925678-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:06","name":"[v9,09/11,gdb/testsuite] Add another xfail case in gdb.python/py-record-btrace.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-10-binutils@emagii.com/mbox/"},{"id":63605,"url":"https://patchwork.plctlab.org/api/1.2/patches/63605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/","msgid":"<20230302220408.1925678-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:07","name":"[v9,10/11] Fix btrace regression","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-11-binutils@emagii.com/mbox/"},{"id":63601,"url":"https://patchwork.plctlab.org/api/1.2/patches/63601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/","msgid":"<20230302220408.1925678-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T22:04:08","name":"[v9,11/11] Fix typo with my email address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302220408.1925678-12-binutils@emagii.com/mbox/"},{"id":63630,"url":"https://patchwork.plctlab.org/api/1.2/patches/63630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/","msgid":"<20230302231051.1928782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:41","name":"[v10,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-2-binutils@emagii.com/mbox/"},{"id":63632,"url":"https://patchwork.plctlab.org/api/1.2/patches/63632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/","msgid":"<20230302231051.1928782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:42","name":"[v10,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-3-binutils@emagii.com/mbox/"},{"id":63635,"url":"https://patchwork.plctlab.org/api/1.2/patches/63635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/","msgid":"<20230302231051.1928782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:43","name":"[v10,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-4-binutils@emagii.com/mbox/"},{"id":63633,"url":"https://patchwork.plctlab.org/api/1.2/patches/63633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/","msgid":"<20230302231051.1928782-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:44","name":"[v10,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-5-binutils@emagii.com/mbox/"},{"id":63631,"url":"https://patchwork.plctlab.org/api/1.2/patches/63631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/","msgid":"<20230302231051.1928782-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:45","name":"[v10,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-6-binutils@emagii.com/mbox/"},{"id":63636,"url":"https://patchwork.plctlab.org/api/1.2/patches/63636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/","msgid":"<20230302231051.1928782-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:46","name":"[v10,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-7-binutils@emagii.com/mbox/"},{"id":63634,"url":"https://patchwork.plctlab.org/api/1.2/patches/63634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/","msgid":"<20230302231051.1928782-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:47","name":"[v10,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-8-binutils@emagii.com/mbox/"},{"id":63640,"url":"https://patchwork.plctlab.org/api/1.2/patches/63640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/","msgid":"<20230302231051.1928782-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:48","name":"[v10,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-9-binutils@emagii.com/mbox/"},{"id":63642,"url":"https://patchwork.plctlab.org/api/1.2/patches/63642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/","msgid":"<20230302231051.1928782-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:49","name":"[v10,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-10-binutils@emagii.com/mbox/"},{"id":63641,"url":"https://patchwork.plctlab.org/api/1.2/patches/63641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/","msgid":"<20230302231051.1928782-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:50","name":"[v10,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-11-binutils@emagii.com/mbox/"},{"id":63644,"url":"https://patchwork.plctlab.org/api/1.2/patches/63644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/","msgid":"<20230302231051.1928782-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-02T23:10:51","name":"[v10,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230302231051.1928782-12-binutils@emagii.com/mbox/"},{"id":63749,"url":"https://patchwork.plctlab.org/api/1.2/patches/63749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:46:14","name":"binutils coff type list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFthsObl5Xz7luZ@squeak.grove.modra.org/mbox/"},{"id":63750,"url":"https://patchwork.plctlab.org/api/1.2/patches/63750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-03T03:47:11","name":"Tidy type handling in binutils/rdcoff.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAFtv3Y3nogpi2mk@squeak.grove.modra.org/mbox/"},{"id":63885,"url":"https://patchwork.plctlab.org/api/1.2/patches/63885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T12:56:20","name":"[01/18] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d42f8a58-0fb2-797e-2313-ba4c8a415b4b@suse.com/mbox/"},{"id":63887,"url":"https://patchwork.plctlab.org/api/1.2/patches/63887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/","msgid":"<3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:00","name":"[02/18] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bab7c05-755b-f494-8d7a-0183ab14563a@suse.com/mbox/"},{"id":63889,"url":"https://patchwork.plctlab.org/api/1.2/patches/63889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/","msgid":"<242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com>","list_archive_url":null,"date":"2023-03-03T12:57:39","name":"[03/18] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/242fa8c9-44f3-43e8-fbbd-4248a6abec18@suse.com/mbox/"},{"id":63892,"url":"https://patchwork.plctlab.org/api/1.2/patches/63892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/","msgid":"<2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:12","name":"[04/18] x86: use set_rex_vrex() also for short-form handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ab58b70-a02f-cba3-8131-c54eb81b109a@suse.com/mbox/"},{"id":63893,"url":"https://patchwork.plctlab.org/api/1.2/patches/63893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/","msgid":"<34990244-84ae-bd27-04c3-1632ad5d7841@suse.com>","list_archive_url":null,"date":"2023-03-03T12:58:33","name":"[05/18] x86: move more disp processing out of md_assemble()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34990244-84ae-bd27-04c3-1632ad5d7841@suse.com/mbox/"},{"id":63895,"url":"https://patchwork.plctlab.org/api/1.2/patches/63895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/","msgid":"<83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com>","list_archive_url":null,"date":"2023-03-03T12:59:23","name":"[06/18] x86-64: adjust REX-prefix part of SSE2AVX test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83d24f6c-14a1-2086-855e-453d5a9f3117@suse.com/mbox/"},{"id":63896,"url":"https://patchwork.plctlab.org/api/1.2/patches/63896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/","msgid":"<462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:05","name":"[07/18] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/462c093e-13a0-0aff-2dad-e4656180ea9c@suse.com/mbox/"},{"id":63897,"url":"https://patchwork.plctlab.org/api/1.2/patches/63897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/","msgid":"<7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:00:50","name":"[08/18] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7a373ee5-4f74-0d63-3995-81b3dc05809c@suse.com/mbox/"},{"id":63898,"url":"https://patchwork.plctlab.org/api/1.2/patches/63898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/","msgid":"<5f7617d7-f545-cb43-e133-080abb5ede88@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:14","name":"[09/18] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f7617d7-f545-cb43-e133-080abb5ede88@suse.com/mbox/"},{"id":63899,"url":"https://patchwork.plctlab.org/api/1.2/patches/63899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/","msgid":"<42f27545-f571-c78f-415c-50817730faea@suse.com>","list_archive_url":null,"date":"2023-03-03T13:01:41","name":"[10/18] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/42f27545-f571-c78f-415c-50817730faea@suse.com/mbox/"},{"id":63900,"url":"https://patchwork.plctlab.org/api/1.2/patches/63900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:02:44","name":"[11/18] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9bfa265-6d45-fc33-5b1b-db0b95824d92@suse.com/mbox/"},{"id":63902,"url":"https://patchwork.plctlab.org/api/1.2/patches/63902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/","msgid":"<689eb629-ad65-4611-2a22-ac0dea62590d@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:17","name":"[12/18] x86: decouple broadcast type and bytes fields","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/689eb629-ad65-4611-2a22-ac0dea62590d@suse.com/mbox/"},{"id":63903,"url":"https://patchwork.plctlab.org/api/1.2/patches/63903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/","msgid":"<3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com>","list_archive_url":null,"date":"2023-03-03T13:03:51","name":"[13/18] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3bbf02eb-364b-88de-d6c5-3e63a79ee602@suse.com/mbox/"},{"id":63904,"url":"https://patchwork.plctlab.org/api/1.2/patches/63904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/","msgid":"<433b1d03-2e38-8b3f-be46-c859e678959f@suse.com>","list_archive_url":null,"date":"2023-03-03T13:04:32","name":"[14/18] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/433b1d03-2e38-8b3f-be46-c859e678959f@suse.com/mbox/"},{"id":63905,"url":"https://patchwork.plctlab.org/api/1.2/patches/63905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-03T13:05:00","name":"[15/18] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d85d3d06-46e5-2f23-660a-0daaa9e5088f@suse.com/mbox/"},{"id":63906,"url":"https://patchwork.plctlab.org/api/1.2/patches/63906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/","msgid":"<14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com>","list_archive_url":null,"date":"2023-03-03T13:05:36","name":"[16/18] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14ee4656-f39a-59c4-48d0-c397b77ad969@suse.com/mbox/"},{"id":63907,"url":"https://patchwork.plctlab.org/api/1.2/patches/63907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/","msgid":"<10b9c1df-587e-e788-641b-43ccde48be21@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:25","name":"[17/18] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/10b9c1df-587e-e788-641b-43ccde48be21@suse.com/mbox/"},{"id":63908,"url":"https://patchwork.plctlab.org/api/1.2/patches/63908/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/","msgid":"<390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com>","list_archive_url":null,"date":"2023-03-03T13:06:56","name":"[RFC,18/18] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/390b97ee-c38a-4239-01a4-32d17ecdf44c@suse.com/mbox/"},{"id":63958,"url":"https://patchwork.plctlab.org/api/1.2/patches/63958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/","msgid":"<20230303144706.1977061-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:56","name":"[v11,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-2-binutils@emagii.com/mbox/"},{"id":63953,"url":"https://patchwork.plctlab.org/api/1.2/patches/63953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/","msgid":"<20230303144706.1977061-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:57","name":"[v11,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-3-binutils@emagii.com/mbox/"},{"id":63954,"url":"https://patchwork.plctlab.org/api/1.2/patches/63954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/","msgid":"<20230303144706.1977061-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:58","name":"[v11,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-4-binutils@emagii.com/mbox/"},{"id":63966,"url":"https://patchwork.plctlab.org/api/1.2/patches/63966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/","msgid":"<20230303144706.1977061-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:46:59","name":"[v11,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-5-binutils@emagii.com/mbox/"},{"id":63962,"url":"https://patchwork.plctlab.org/api/1.2/patches/63962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/","msgid":"<20230303144706.1977061-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:00","name":"[v11,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-6-binutils@emagii.com/mbox/"},{"id":63960,"url":"https://patchwork.plctlab.org/api/1.2/patches/63960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/","msgid":"<20230303144706.1977061-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:01","name":"[v11,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-7-binutils@emagii.com/mbox/"},{"id":63964,"url":"https://patchwork.plctlab.org/api/1.2/patches/63964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/","msgid":"<20230303144706.1977061-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:02","name":"[v11,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-8-binutils@emagii.com/mbox/"},{"id":63961,"url":"https://patchwork.plctlab.org/api/1.2/patches/63961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/","msgid":"<20230303144706.1977061-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:03","name":"[v11,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-9-binutils@emagii.com/mbox/"},{"id":63955,"url":"https://patchwork.plctlab.org/api/1.2/patches/63955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/","msgid":"<20230303144706.1977061-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:04","name":"[v11,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-10-binutils@emagii.com/mbox/"},{"id":63967,"url":"https://patchwork.plctlab.org/api/1.2/patches/63967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/","msgid":"<20230303144706.1977061-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:05","name":"[v11,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-11-binutils@emagii.com/mbox/"},{"id":63965,"url":"https://patchwork.plctlab.org/api/1.2/patches/63965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/","msgid":"<20230303144706.1977061-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-03T14:47:06","name":"[v11,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230303144706.1977061-12-binutils@emagii.com/mbox/"},{"id":64411,"url":"https://patchwork.plctlab.org/api/1.2/patches/64411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:27:44","name":"Correct objdump command line error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdsMx3t7PJx6/N@squeak.grove.modra.org/mbox/"},{"id":64412,"url":"https://patchwork.plctlab.org/api/1.2/patches/64412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:12","name":"Move nm.c cached line number info to bfd usrdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVdzGu9AOUk0jwF@squeak.grove.modra.org/mbox/"},{"id":64413,"url":"https://patchwork.plctlab.org/api/1.2/patches/64413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:28:47","name":"Downgrade nm fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVd75QsC9WDKjib@squeak.grove.modra.org/mbox/"},{"id":64414,"url":"https://patchwork.plctlab.org/api/1.2/patches/64414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:30:37","name":"Downgrade addr2line fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeXfeOtW187hlw@squeak.grove.modra.org/mbox/"},{"id":64415,"url":"https://patchwork.plctlab.org/api/1.2/patches/64415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:10","name":"Downgrade objdump fatal errors to non-fatal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVefjechteynu1f@squeak.grove.modra.org/mbox/"},{"id":64416,"url":"https://patchwork.plctlab.org/api/1.2/patches/64416/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:31:47","name":"Correct odd loop in ecoff lookup_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVeo2/RNgqKm+AA@squeak.grove.modra.org/mbox/"},{"id":64418,"url":"https://patchwork.plctlab.org/api/1.2/patches/64418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:16","name":"More _bfd_ecoff_locate_line sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVewBOf2ip1On9w@squeak.grove.modra.org/mbox/"},{"id":64417,"url":"https://patchwork.plctlab.org/api/1.2/patches/64417/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T03:32:45","name":"PR30198, Assertion and segfault when linking x86_64 elf and coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAVe3UuTbz+f5v74@squeak.grove.modra.org/mbox/"},{"id":64619,"url":"https://patchwork.plctlab.org/api/1.2/patches/64619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-06T11:46:27","name":"macho null dereference read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAXSk4uW7BEA153b@squeak.grove.modra.org/mbox/"},{"id":64651,"url":"https://patchwork.plctlab.org/api/1.2/patches/64651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/","msgid":"<20230306133158.91917-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:48","name":"[v12,01/11] DIGEST: LICENSING","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-2-binutils@emagii.com/mbox/"},{"id":64652,"url":"https://patchwork.plctlab.org/api/1.2/patches/64652/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/","msgid":"<20230306133158.91917-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:49","name":"[v12,02/11] DIGEST: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-3-binutils@emagii.com/mbox/"},{"id":64653,"url":"https://patchwork.plctlab.org/api/1.2/patches/64653/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/","msgid":"<20230306133158.91917-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:50","name":"[v12,03/11] DIGEST: Documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-4-binutils@emagii.com/mbox/"},{"id":64657,"url":"https://patchwork.plctlab.org/api/1.2/patches/64657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/","msgid":"<20230306133158.91917-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:51","name":"[v12,04/11] DIGEST: testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-5-binutils@emagii.com/mbox/"},{"id":64654,"url":"https://patchwork.plctlab.org/api/1.2/patches/64654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/","msgid":"<20230306133158.91917-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:52","name":"[v12,05/11] DIGEST: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-6-binutils@emagii.com/mbox/"},{"id":64655,"url":"https://patchwork.plctlab.org/api/1.2/patches/64655/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/","msgid":"<20230306133158.91917-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:53","name":"[v12,06/11] DIGEST: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-7-binutils@emagii.com/mbox/"},{"id":64656,"url":"https://patchwork.plctlab.org/api/1.2/patches/64656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/","msgid":"<20230306133158.91917-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:54","name":"[v12,07/11] DIGEST: ldmain.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-8-binutils@emagii.com/mbox/"},{"id":64658,"url":"https://patchwork.plctlab.org/api/1.2/patches/64658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/","msgid":"<20230306133158.91917-9-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:55","name":"[v12,08/11] DIGEST: ldlang.*: add timestamp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-9-binutils@emagii.com/mbox/"},{"id":64661,"url":"https://patchwork.plctlab.org/api/1.2/patches/64661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/","msgid":"<20230306133158.91917-10-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:56","name":"[v12,09/11] DIGEST: calculation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-10-binutils@emagii.com/mbox/"},{"id":64660,"url":"https://patchwork.plctlab.org/api/1.2/patches/64660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/","msgid":"<20230306133158.91917-11-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:57","name":"[v12,10/11] DIGEST: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-11-binutils@emagii.com/mbox/"},{"id":64659,"url":"https://patchwork.plctlab.org/api/1.2/patches/64659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/","msgid":"<20230306133158.91917-12-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-06T13:31:58","name":"[v12,11/11] Build ldint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230306133158.91917-12-binutils@emagii.com/mbox/"},{"id":65273,"url":"https://patchwork.plctlab.org/api/1.2/patches/65273/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/","msgid":"<20230307050431.288433-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-07T05:04:31","name":"[Review,is,needed] gprofng: read Dwarf 5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230307050431.288433-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":65986,"url":"https://patchwork.plctlab.org/api/1.2/patches/65986/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:14:51","name":"z8 and z80 coff_reloc16_extra_cases sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf9qw1lk5r9MWOY@squeak.grove.modra.org/mbox/"},{"id":65987,"url":"https://patchwork.plctlab.org/api/1.2/patches/65987/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T03:15:55","name":"Regen potfiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAf96/aiNOmLZEuS@squeak.grove.modra.org/mbox/"},{"id":66046,"url":"https://patchwork.plctlab.org/api/1.2/patches/66046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-08T07:28:51","name":"Tidy pe_ILF_build_a_bfd a little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAg5M/tmFWFGCq2N@squeak.grove.modra.org/mbox/"},{"id":66183,"url":"https://patchwork.plctlab.org/api/1.2/patches/66183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/","msgid":"<20230308125441.356419-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-08T12:54:41","name":"[v1] DIGEST: Disable 64-bit CRC for 32-bit BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230308125441.356419-2-binutils@emagii.com/mbox/"},{"id":66328,"url":"https://patchwork.plctlab.org/api/1.2/patches/66328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:07:35","name":"[1/4] gas: drop function pointer parameter from macro_init()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a513b979-d455-eea6-ba19-1af0dff5d4e2@suse.com/mbox/"},{"id":66329,"url":"https://patchwork.plctlab.org/api/1.2/patches/66329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-08T16:08:17","name":"[2/4] gas: isolate macro_strip_at to macro.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e7780d8a-ad1c-a738-a7f5-f5b70c46c6fe@suse.com/mbox/"},{"id":66332,"url":"https://patchwork.plctlab.org/api/1.2/patches/66332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/","msgid":"<0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com>","list_archive_url":null,"date":"2023-03-08T16:08:39","name":"[3/4] gas: use flag_mri directly in macro processing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cdb6ff1-8f31-8222-629f-cb991a1efb63@suse.com/mbox/"},{"id":66336,"url":"https://patchwork.plctlab.org/api/1.2/patches/66336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/","msgid":"<06908d40-8d11-9540-6932-efb4f54dba0f@suse.com>","list_archive_url":null,"date":"2023-03-08T16:09:22","name":"[4/4] gas: expose flag_macro_alternate globally","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06908d40-8d11-9540-6932-efb4f54dba0f@suse.com/mbox/"},{"id":66649,"url":"https://patchwork.plctlab.org/api/1.2/patches/66649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/","msgid":"<20230309080446.24714-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-09T08:04:46","name":"RISC-V: Segment fault in riscv_elf_append_rela.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230309080446.24714-1-nelson@rivosinc.com/mbox/"},{"id":66827,"url":"https://patchwork.plctlab.org/api/1.2/patches/66827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:16:39","name":"Allow frag address wrapping in absolute section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOJ6t4+ezsABPt@squeak.grove.modra.org/mbox/"},{"id":66828,"url":"https://patchwork.plctlab.org/api/1.2/patches/66828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-09T12:17:26","name":"objdump: report no section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAnOVl9L363M77Cx@squeak.grove.modra.org/mbox/"},{"id":67175,"url":"https://patchwork.plctlab.org/api/1.2/patches/67175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/","msgid":"<20230310000817.751962-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:11","name":"[v1,1/7] SECTOR: NEWS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-2-binutils@emagii.com/mbox/"},{"id":67174,"url":"https://patchwork.plctlab.org/api/1.2/patches/67174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/","msgid":"<20230310000817.751962-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:12","name":"[v1,2/7] SECTOR: ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-3-binutils@emagii.com/mbox/"},{"id":67177,"url":"https://patchwork.plctlab.org/api/1.2/patches/67177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/","msgid":"<20230310000817.751962-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:13","name":"[v1,3/7] SECTOR: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-4-binutils@emagii.com/mbox/"},{"id":67179,"url":"https://patchwork.plctlab.org/api/1.2/patches/67179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/","msgid":"<20230310000817.751962-5-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:14","name":"[v1,4/7] SECTOR: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-5-binutils@emagii.com/mbox/"},{"id":67180,"url":"https://patchwork.plctlab.org/api/1.2/patches/67180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/","msgid":"<20230310000817.751962-6-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:15","name":"[v1,5/7] SECTOR: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-6-binutils@emagii.com/mbox/"},{"id":67176,"url":"https://patchwork.plctlab.org/api/1.2/patches/67176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/","msgid":"<20230310000817.751962-7-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:16","name":"[v1,6/7] SECTOR: add testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-7-binutils@emagii.com/mbox/"},{"id":67178,"url":"https://patchwork.plctlab.org/api/1.2/patches/67178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/","msgid":"<20230310000817.751962-8-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-10T00:08:17","name":"[v1,7/7] SECTOR: Makefile.*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230310000817.751962-8-binutils@emagii.com/mbox/"},{"id":67202,"url":"https://patchwork.plctlab.org/api/1.2/patches/67202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-10T04:15:23","name":"eh static data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZAqu271thSCsaKU3@squeak.grove.modra.org/mbox/"},{"id":67293,"url":"https://patchwork.plctlab.org/api/1.2/patches/67293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:25:27","name":"[v2,1/7] RISC-V: minor effort reduction in relocation specifier parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1892080-b6fe-a164-73bb-91cd88302e0f@suse.com/mbox/"},{"id":67294,"url":"https://patchwork.plctlab.org/api/1.2/patches/67294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/","msgid":"<366e4dcf-e273-a321-dd38-7adf4212c901@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:00","name":"[v2,2/7] RISC-V: drop \"percent_op\" parameter from my_getOpcodeExpression()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/366e4dcf-e273-a321-dd38-7adf4212c901@suse.com/mbox/"},{"id":67296,"url":"https://patchwork.plctlab.org/api/1.2/patches/67296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/","msgid":"<5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com>","list_archive_url":null,"date":"2023-03-10T09:26:25","name":"[v2,3/7] RISC-V: avoid redundant and misleading/wrong error messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5352e5fd-d1c5-4267-c802-73d6074e80ca@suse.com/mbox/"},{"id":67297,"url":"https://patchwork.plctlab.org/api/1.2/patches/67297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:27:05","name":"[v2,4/7] RISC-V: don'\''t recognize bogus relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebffbf50-fa83-8e7e-eedd-d9e9d1b4aa04@suse.com/mbox/"},{"id":67302,"url":"https://patchwork.plctlab.org/api/1.2/patches/67302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/","msgid":"<89f892c8-e378-b81c-7b13-322a7876a252@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:26","name":"[v2,5/7] RISC-V: relax post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89f892c8-e378-b81c-7b13-322a7876a252@suse.com/mbox/"},{"id":67301,"url":"https://patchwork.plctlab.org/api/1.2/patches/67301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/","msgid":"<756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com>","list_archive_url":null,"date":"2023-03-10T09:27:58","name":"[v2,6/7] RISC-V: test for expected / no unexpected symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/756c5464-9bcb-d78f-c763-4bb5504eec92@suse.com/mbox/"},{"id":67305,"url":"https://patchwork.plctlab.org/api/1.2/patches/67305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/","msgid":"<54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com>","list_archive_url":null,"date":"2023-03-10T09:28:23","name":"[v2,7/7] RISC-V: adjust logic to avoid register name symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b0d4cc-855a-78c7-5233-22f7d454c0c4@suse.com/mbox/"},{"id":67308,"url":"https://patchwork.plctlab.org/api/1.2/patches/67308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/","msgid":"<150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com>","list_archive_url":null,"date":"2023-03-10T09:36:31","name":"[RFC] RISC-V: alter the special character used in FAKE_LABEL_NAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/150b4184-62af-3f5c-c07b-24b0c2ae788f@suse.com/mbox/"},{"id":67313,"url":"https://patchwork.plctlab.org/api/1.2/patches/67313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T09:43:48","name":"gas: apply md_register_arithmetic also to unary '\''+'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7f7f3a2-033c-da49-6e04-9a1df21eef6f@suse.com/mbox/"},{"id":67317,"url":"https://patchwork.plctlab.org/api/1.2/patches/67317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/","msgid":"<312cb612-378a-be36-6f6c-62df7313975d@suse.com>","list_archive_url":null,"date":"2023-03-10T10:11:28","name":"x86: drop identifier_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/312cb612-378a-be36-6f6c-62df7313975d@suse.com/mbox/"},{"id":67319,"url":"https://patchwork.plctlab.org/api/1.2/patches/67319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/","msgid":"<97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:22","name":"[v2,01/14] x86: introduce .insn directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/97d9240d-2d1a-d7a4-35e4-7cec1f418f38@suse.com/mbox/"},{"id":67320,"url":"https://patchwork.plctlab.org/api/1.2/patches/67320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/","msgid":"<8df023f9-58a5-dca7-badd-f3354ed18442@suse.com>","list_archive_url":null,"date":"2023-03-10T10:19:50","name":"[v2,02/14] x86: parse VEX and alike specifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8df023f9-58a5-dca7-badd-f3354ed18442@suse.com/mbox/"},{"id":67321,"url":"https://patchwork.plctlab.org/api/1.2/patches/67321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/","msgid":"<5771df73-12d8-e880-a051-86c09d6bdb06@suse.com>","list_archive_url":null,"date":"2023-03-10T10:20:26","name":"[v2,03/14] x86: parse special opcode modifiers for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5771df73-12d8-e880-a051-86c09d6bdb06@suse.com/mbox/"},{"id":67322,"url":"https://patchwork.plctlab.org/api/1.2/patches/67322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:21:11","name":"[v2,04/14] x86: re-work build_modrm_byte()'\''s register assignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fba4e20a-8b63-652c-7766-8b0ba47f1672@suse.com/mbox/"},{"id":67325,"url":"https://patchwork.plctlab.org/api/1.2/patches/67325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/","msgid":"<08829d31-820b-7dea-5609-de609bf69aa9@suse.com>","list_archive_url":null,"date":"2023-03-10T10:21:48","name":"[v2,05/14] x86: VexVVVV is now merely a boolean","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08829d31-820b-7dea-5609-de609bf69aa9@suse.com/mbox/"},{"id":67323,"url":"https://patchwork.plctlab.org/api/1.2/patches/67323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:22:16","name":"[v2,06/14] x86: drop \"shimm\" special case template expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a4fdab7e-bc8f-ff75-6be2-559f053bef28@suse.com/mbox/"},{"id":67326,"url":"https://patchwork.plctlab.org/api/1.2/patches/67326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/","msgid":"<667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com>","list_archive_url":null,"date":"2023-03-10T10:22:38","name":"[v2,07/14] x86/AT&T: restrict recognition of the \"absolute branch\" prefix character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/667d9ad0-3165-08cf-dead-efd27a5d267e@suse.com/mbox/"},{"id":67327,"url":"https://patchwork.plctlab.org/api/1.2/patches/67327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/","msgid":"<8d917f97-af55-11f3-a9f8-d5a209725336@suse.com>","list_archive_url":null,"date":"2023-03-10T10:23:40","name":"[v2,08/14] x86: process instruction operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d917f97-af55-11f3-a9f8-d5a209725336@suse.com/mbox/"},{"id":67328,"url":"https://patchwork.plctlab.org/api/1.2/patches/67328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/","msgid":"<010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:03","name":"[v2,09/14] x86: handle EVEX Disp8 for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/010a5ae0-91a5-813b-8896-8fd11d5383d7@suse.com/mbox/"},{"id":67329,"url":"https://patchwork.plctlab.org/api/1.2/patches/67329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/","msgid":"<68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com>","list_archive_url":null,"date":"2023-03-10T10:24:53","name":"[v2,10/14] x86: allow for multiple immediates in output_disp()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/68848170-59cb-6546-6e7f-527f65a8c1fe@suse.com/mbox/"},{"id":67330,"url":"https://patchwork.plctlab.org/api/1.2/patches/67330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:25:43","name":"[v2,11/14] x86: handle immediate operands for .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a154c5f8-b5af-320d-f542-5dfccbefba3b@suse.com/mbox/"},{"id":67331,"url":"https://patchwork.plctlab.org/api/1.2/patches/67331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:26:03","name":"[v2,12/14] x86: document .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e11eeb2e-0e16-886e-ee81-bf9a57f57965@suse.com/mbox/"},{"id":67332,"url":"https://patchwork.plctlab.org/api/1.2/patches/67332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/","msgid":"<2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com>","list_archive_url":null,"date":"2023-03-10T10:26:44","name":"[v2,13/14] x86: convert testcases to use .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2b0ca132-9d85-86a8-8b91-828fa66881b8@suse.com/mbox/"},{"id":67333,"url":"https://patchwork.plctlab.org/api/1.2/patches/67333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-10T10:27:47","name":"[RFC,v2,14/14] x86: .insn example - VEX-encoded instructions of original Xeon Phi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/df8e84be-1e77-07ee-aff6-d457e9b0f818@suse.com/mbox/"},{"id":68729,"url":"https://patchwork.plctlab.org/api/1.2/patches/68729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/","msgid":"<20230313102216.355828-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-03-13T10:22:16","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230313102216.355828-1-och95@yandex.ru/mbox/"},{"id":69242,"url":"https://patchwork.plctlab.org/api/1.2/patches/69242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:22","name":"gas/compress-debug.c init all of strm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/V6rdHyBWRJeg/@squeak.grove.modra.org/mbox/"},{"id":69243,"url":"https://patchwork.plctlab.org/api/1.2/patches/69243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:03:46","name":"gas/ecoff.c: don'\''t use zero struct copies to init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WAkr1NO7joSsy@squeak.grove.modra.org/mbox/"},{"id":69245,"url":"https://patchwork.plctlab.org/api/1.2/patches/69245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:09","name":"gas/dwarf2dbg.c init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WGWSYR8IA1rJl@squeak.grove.modra.org/mbox/"},{"id":69244,"url":"https://patchwork.plctlab.org/api/1.2/patches/69244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:04:38","name":"gas .include and .incbin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WNm1YCQpP7t+a@squeak.grove.modra.org/mbox/"},{"id":69246,"url":"https://patchwork.plctlab.org/api/1.2/patches/69246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:00","name":"gas/read.c: init more statics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WTCOXOOCfB3kP@squeak.grove.modra.org/mbox/"},{"id":69247,"url":"https://patchwork.plctlab.org/api/1.2/patches/69247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:05:31","name":"Sanity check read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/Wa/V9ZyhkIDlz@squeak.grove.modra.org/mbox/"},{"id":69248,"url":"https://patchwork.plctlab.org/api/1.2/patches/69248/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-14T02:06:24","name":"objdump segfault after symbol table error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZA/WoJ/0CrDmzojB@squeak.grove.modra.org/mbox/"},{"id":69845,"url":"https://patchwork.plctlab.org/api/1.2/patches/69845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/","msgid":"<20230314220114.1117782-2-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:12","name":"[v1,1/3] CHIP: ldlex.l","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-2-binutils@emagii.com/mbox/"},{"id":69843,"url":"https://patchwork.plctlab.org/api/1.2/patches/69843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/","msgid":"<20230314220114.1117782-3-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:13","name":"[v1,2/3] CHIP: ldgram.y","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-3-binutils@emagii.com/mbox/"},{"id":69844,"url":"https://patchwork.plctlab.org/api/1.2/patches/69844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/","msgid":"<20230314220114.1117782-4-binutils@emagii.com>","list_archive_url":null,"date":"2023-03-14T22:01:14","name":"[v1,3/3] CHIP: language additions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230314220114.1117782-4-binutils@emagii.com/mbox/"},{"id":70532,"url":"https://patchwork.plctlab.org/api/1.2/patches/70532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T00:58:20","name":"PR30217, dynamic relocations using local dynamic symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBJprOGHAKOvXNTu@squeak.grove.modra.org/mbox/"},{"id":70595,"url":"https://patchwork.plctlab.org/api/1.2/patches/70595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-16T07:01:08","name":"cpu/mem.opc whitespace tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBK+tK3Heqd68P3Y@squeak.grove.modra.org/mbox/"},{"id":70703,"url":"https://patchwork.plctlab.org/api/1.2/patches/70703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/","msgid":"<20230316101736.482737-2-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:32","name":"[1/5] configure: add new target aarch64-*-nto*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-2-chigot@adacore.com/mbox/"},{"id":70705,"url":"https://patchwork.plctlab.org/api/1.2/patches/70705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/","msgid":"<20230316101736.482737-3-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:33","name":"[2/5] readelf: add support for QNT_STACK note subsections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-3-chigot@adacore.com/mbox/"},{"id":70706,"url":"https://patchwork.plctlab.org/api/1.2/patches/70706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/","msgid":"<20230316101736.482737-4-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:34","name":"[3/5] ld: add support of QNX stack arguments for aarch64nto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-4-chigot@adacore.com/mbox/"},{"id":70704,"url":"https://patchwork.plctlab.org/api/1.2/patches/70704/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/","msgid":"<20230316101736.482737-5-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:35","name":"[4/5] ld/testsuite: add aarch64nto to ld-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-5-chigot@adacore.com/mbox/"},{"id":70707,"url":"https://patchwork.plctlab.org/api/1.2/patches/70707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/","msgid":"<20230316101736.482737-6-chigot@adacore.com>","list_archive_url":null,"date":"2023-03-16T10:17:36","name":"[5/5] ld/testsuite: disable ilp32 tests for aarch64-qnx","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316101736.482737-6-chigot@adacore.com/mbox/"},{"id":70782,"url":"https://patchwork.plctlab.org/api/1.2/patches/70782/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/","msgid":"<20230316132101.205752-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-03-16T13:21:01","name":"Re: Add --enable-linker-version option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230316132101.205752-1-christophe.lyon@linaro.org/mbox/"},{"id":71031,"url":"https://patchwork.plctlab.org/api/1.2/patches/71031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/","msgid":"<20230317015323.567132-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-17T01:53:23","name":"RISC-V: Adjust the '\''print_insn'\'' return value of disassembling.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317015323.567132-1-jiawei@iscas.ac.cn/mbox/"},{"id":71117,"url":"https://patchwork.plctlab.org/api/1.2/patches/71117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/","msgid":"","list_archive_url":null,"date":"2023-03-17T07:50:42","name":"Add support to readelf for the PT_OPENBSD_MUTABLE segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBQb0o0YlU860KEo@fedora/mbox/"},{"id":71230,"url":"https://patchwork.plctlab.org/api/1.2/patches/71230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:41:27","name":"strange segfault i386-dis.c:9815:28","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRD1+lZYMBOT2i6@squeak.grove.modra.org/mbox/"},{"id":71234,"url":"https://patchwork.plctlab.org/api/1.2/patches/71234/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:45:44","name":"Another source_sh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE2M3WrYfRkhVz@squeak.grove.modra.org/mbox/"},{"id":71237,"url":"https://patchwork.plctlab.org/api/1.2/patches/71237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-17T10:46:10","name":"mach-o: out of memory in get_dynamic_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBRE8g4zs0fVGz5o@squeak.grove.modra.org/mbox/"},{"id":71244,"url":"https://patchwork.plctlab.org/api/1.2/patches/71244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/","msgid":"<20230317105552.82190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-17T10:55:52","name":"RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317105552.82190-1-nelson@rivosinc.com/mbox/"},{"id":71345,"url":"https://patchwork.plctlab.org/api/1.2/patches/71345/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-2-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:44","name":"[1/2] Reloc howto access broken for BPF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-2-cupertino.miranda@oracle.com/mbox/"},{"id":71346,"url":"https://patchwork.plctlab.org/api/1.2/patches/71346/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/","msgid":"<20230317160045.502282-3-cupertino.miranda@oracle.com>","list_archive_url":null,"date":"2023-03-17T16:00:45","name":"[2/2] Changed ld and gas BPF tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317160045.502282-3-cupertino.miranda@oracle.com/mbox/"},{"id":71521,"url":"https://patchwork.plctlab.org/api/1.2/patches/71521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/","msgid":"<20230317233448.1832535-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-17T23:34:48","name":"[Review,is,neded] gprofng: Use prototype to call libc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230317233448.1832535-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":71749,"url":"https://patchwork.plctlab.org/api/1.2/patches/71749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:02","name":"ctf segfaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3JpbiFebpIfHc@squeak.grove.modra.org/mbox/"},{"id":71751,"url":"https://patchwork.plctlab.org/api/1.2/patches/71751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:51:44","name":"Another sanity check for read_section_stabs_debugging_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3UOUJo8DAMRJy@squeak.grove.modra.org/mbox/"},{"id":71752,"url":"https://patchwork.plctlab.org/api/1.2/patches/71752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:52:25","name":"rewrite_elf_program_header and want_p_paddr_set_to_zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3eQ0ulZBDWzmK@squeak.grove.modra.org/mbox/"},{"id":71753,"url":"https://patchwork.plctlab.org/api/1.2/patches/71753/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:04","name":"XCOFF archive sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3oOZ4J35lf6nK@squeak.grove.modra.org/mbox/"},{"id":71754,"url":"https://patchwork.plctlab.org/api/1.2/patches/71754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-19T11:53:34","name":"Regen ld/po/BLD-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBb3vmeOkA/l+tlY@squeak.grove.modra.org/mbox/"},{"id":71942,"url":"https://patchwork.plctlab.org/api/1.2/patches/71942/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/","msgid":"<20230320033444.2819-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-03-20T03:34:44","name":"[v2] RISC-V: Fix disassemble fetch fail return value.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320033444.2819-1-jiawei@iscas.ac.cn/mbox/"},{"id":72083,"url":"https://patchwork.plctlab.org/api/1.2/patches/72083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-20T10:33:27","name":"libctf: unused variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBg2d0PwGiSJ3tft@squeak.grove.modra.org/mbox/"},{"id":72295,"url":"https://patchwork.plctlab.org/api/1.2/patches/72295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/","msgid":"<20230320170313.354203-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-20T17:03:13","name":"x86: Check unbalanced braces in memory reference","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230320170313.354203-1-hjl.tools@gmail.com/mbox/"},{"id":72904,"url":"https://patchwork.plctlab.org/api/1.2/patches/72904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/","msgid":"<20230321142839.672428-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:39","name":"[1/3] bfd: aarch64: Refactor stub sizing code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142839.672428-1-szabolcs.nagy@arm.com/mbox/"},{"id":72903,"url":"https://patchwork.plctlab.org/api/1.2/patches/72903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/","msgid":"<20230321142848.672474-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:48","name":"[2/3] bfd: aarch64: Fix stubs that may break BTI PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142848.672474-1-szabolcs.nagy@arm.com/mbox/"},{"id":72905,"url":"https://patchwork.plctlab.org/api/1.2/patches/72905/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/","msgid":"<20230321142857.672520-1-szabolcs.nagy@arm.com>","list_archive_url":null,"date":"2023-03-21T14:28:57","name":"[3/3] bfd: aarch64: Optimize BTI stubs PR30076","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230321142857.672520-1-szabolcs.nagy@arm.com/mbox/"},{"id":73096,"url":"https://patchwork.plctlab.org/api/1.2/patches/73096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:11","name":"gas: expand_irp memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyS2GDkUCU6oU6@squeak.grove.modra.org/mbox/"},{"id":73098,"url":"https://patchwork.plctlab.org/api/1.2/patches/73098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:40:56","name":"XCOFF: use bfd_coff_close_and_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyeGHPA+1YemsH@squeak.grove.modra.org/mbox/"},{"id":73100,"url":"https://patchwork.plctlab.org/api/1.2/patches/73100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:41:38","name":"PE fake section for C_SECTION syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoyosqQBtXm4rI0@squeak.grove.modra.org/mbox/"},{"id":73101,"url":"https://patchwork.plctlab.org/api/1.2/patches/73101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:47:09","name":"PR17910 sym string offset check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBoz7Wa4EHV+q9Gd@squeak.grove.modra.org/mbox/"},{"id":73102,"url":"https://patchwork.plctlab.org/api/1.2/patches/73102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T22:48:01","name":"Sanity check coff-sh and coff-mcore sym string offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo0ISexQkdavEpk@squeak.grove.modra.org/mbox/"},{"id":73105,"url":"https://patchwork.plctlab.org/api/1.2/patches/73105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-21T23:10:52","name":"Remove unnecessary memsets in sframe-dump.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBo5fIjQft2+fwJW@squeak.grove.modra.org/mbox/"},{"id":73115,"url":"https://patchwork.plctlab.org/api/1.2/patches/73115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-22T00:13:39","name":"coff_get_normalized_symtab bfd_release","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZBpIM3lRdkoNAN+5@squeak.grove.modra.org/mbox/"},{"id":73996,"url":"https://patchwork.plctlab.org/api/1.2/patches/73996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/","msgid":"<20230323105959.1449936-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-03-23T10:59:59","name":"MIPS: fix loongson3 llsc workaround","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230323105959.1449936-1-yunqiang.su@cipunited.com/mbox/"},{"id":74094,"url":"https://patchwork.plctlab.org/api/1.2/patches/74094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-23T14:30:15","name":"Arm64/ELF: accept relocations against STN_UNDEF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc0f734f-9fba-7a7b-a746-49b4fc033dac@suse.com/mbox/"},{"id":74480,"url":"https://patchwork.plctlab.org/api/1.2/patches/74480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:33:11","name":"Tidy dwarf1 cached section contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB18Z0o3MG+6xpxp@squeak.grove.modra.org/mbox/"},{"id":74481,"url":"https://patchwork.plctlab.org/api/1.2/patches/74481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-24T10:35:25","name":"Tidy string_ptr increment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZB187ZhUAam/KJLp@squeak.grove.modra.org/mbox/"},{"id":74544,"url":"https://patchwork.plctlab.org/api/1.2/patches/74544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:22","name":"[1/4] libctf: fix assertion failure with no system qsort_r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-1-nick.alcock@oracle.com/mbox/"},{"id":74545,"url":"https://patchwork.plctlab.org/api/1.2/patches/74545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:23","name":"[2/4] libctf: work around an uninitialized variable warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-2-nick.alcock@oracle.com/mbox/"},{"id":74547,"url":"https://patchwork.plctlab.org/api/1.2/patches/74547/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:24","name":"[3/4] libctf: fix a comment typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-3-nick.alcock@oracle.com/mbox/"},{"id":74546,"url":"https://patchwork.plctlab.org/api/1.2/patches/74546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/","msgid":"<20230324133625.450723-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-03-24T13:36:25","name":"[4/4] libctf: get the offsets of fields of unnamed structs/unions right","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230324133625.450723-4-nick.alcock@oracle.com/mbox/"},{"id":74560,"url":"https://patchwork.plctlab.org/api/1.2/patches/74560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/","msgid":"","list_archive_url":null,"date":"2023-03-24T14:02:55","name":"[Bug,gold/30187] ld.bfd and ld.gold versions in .comment section of ELF files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ba77df02-5583-fb1d-5e1c-812106c2749f@redhat.com/mbox/"},{"id":74795,"url":"https://patchwork.plctlab.org/api/1.2/patches/74795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/","msgid":"<20230325004113.22673-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:11","name":"[1/3] RISC-V: Extract the ld code which are too complicated, and may be reused.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-1-nelson@rivosinc.com/mbox/"},{"id":74798,"url":"https://patchwork.plctlab.org/api/1.2/patches/74798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/","msgid":"<20230325004113.22673-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:12","name":"[2/3] RISC-V: Clarify link behaviors of R_RISCV_32/64 relocations with ABS symbol.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-2-nelson@rivosinc.com/mbox/"},{"id":74796,"url":"https://patchwork.plctlab.org/api/1.2/patches/74796/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/","msgid":"<20230325004113.22673-3-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-03-25T00:41:13","name":"[3/3] RISC-V: PR28789, Reject R_RISCV_PCREL relocations with ABS symbol in PIC/PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230325004113.22673-3-nelson@rivosinc.com/mbox/"},{"id":75166,"url":"https://patchwork.plctlab.org/api/1.2/patches/75166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/","msgid":"<20230326231111.3207581-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-03-26T23:11:11","name":"[Review,is,neded] gprofng: 30089 [display text] Invalid number of threads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230326231111.3207581-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":75242,"url":"https://patchwork.plctlab.org/api/1.2/patches/75242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:06","name":"[RFC,v2,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-2-christoph.muellner@vrull.eu/mbox/"},{"id":75245,"url":"https://patchwork.plctlab.org/api/1.2/patches/75245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/","msgid":"<20230327080107.3266866-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-27T08:01:07","name":"[RFC,v2,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230327080107.3266866-3-christoph.muellner@vrull.eu/mbox/"},{"id":75347,"url":"https://patchwork.plctlab.org/api/1.2/patches/75347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:24:01","name":"XCOFF sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF80Rw5CxmJnTxO@squeak.grove.modra.org/mbox/"},{"id":75348,"url":"https://patchwork.plctlab.org/api/1.2/patches/75348/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:25:40","name":"Duplicate DW_AT_call_file leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9NGTTWGGN5wkG@squeak.grove.modra.org/mbox/"},{"id":75350,"url":"https://patchwork.plctlab.org/api/1.2/patches/75350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:27:40","name":"coffgrok access of u.auxent.x_sym.x_tagndx.p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF9rPmAN9m9hcUD@squeak.grove.modra.org/mbox/"},{"id":75351,"url":"https://patchwork.plctlab.org/api/1.2/patches/75351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:28:17","name":"Set proper union selector tag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF90abJaTld4Nn0@squeak.grove.modra.org/mbox/"},{"id":75353,"url":"https://patchwork.plctlab.org/api/1.2/patches/75353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:31:59","name":"Use stdint types in coff internal_auxent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+rw8MIhhkeETH@squeak.grove.modra.org/mbox/"},{"id":75354,"url":"https://patchwork.plctlab.org/api/1.2/patches/75354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:32:42","name":"Remove coff_pointerize_aux table_end param","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF+2jvDqqXV1fVf@squeak.grove.modra.org/mbox/"},{"id":75355,"url":"https://patchwork.plctlab.org/api/1.2/patches/75355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-27T11:33:28","name":"Tidy tc-ppc.c XCOFF auxent access","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCF/CDC7SaaO4WhF@squeak.grove.modra.org/mbox/"},{"id":75768,"url":"https://patchwork.plctlab.org/api/1.2/patches/75768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T02:09:20","name":"ubsan: elfnn-aarch64.c:4595:19: runtime error: load of value 190","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCJMUDd146mhNogB@squeak.grove.modra.org/mbox/"},{"id":75974,"url":"https://patchwork.plctlab.org/api/1.2/patches/75974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T10:37:26","name":"Avoid undefined behaviour in m68hc11 md_begin","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCLDZsdo518WMpRM@squeak.grove.modra.org/mbox/"},{"id":76299,"url":"https://patchwork.plctlab.org/api/1.2/patches/76299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/","msgid":"<20230328230249.274759-2-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:47","name":"[1/3] Add Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-2-david@davidgf.es/mbox/"},{"id":76298,"url":"https://patchwork.plctlab.org/api/1.2/patches/76298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/","msgid":"<20230328230249.274759-3-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:48","name":"[2/3] Add rotation instructions to allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-3-david@davidgf.es/mbox/"},{"id":76300,"url":"https://patchwork.plctlab.org/api/1.2/patches/76300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/","msgid":"<20230328230249.274759-4-david@davidgf.es>","list_archive_url":null,"date":"2023-03-28T23:02:49","name":"[3/3] Adding more instructions to Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230328230249.274759-4-david@davidgf.es/mbox/"},{"id":76303,"url":"https://patchwork.plctlab.org/api/1.2/patches/76303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-28T23:20:07","name":"ld testsuite CFLAGS_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCN2J6V/OvvDMa3L@squeak.grove.modra.org/mbox/"},{"id":76347,"url":"https://patchwork.plctlab.org/api/1.2/patches/76347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-29T02:50:59","name":"Sanity check section size in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCOnk+1MgYLzyM65@squeak.grove.modra.org/mbox/"},{"id":76561,"url":"https://patchwork.plctlab.org/api/1.2/patches/76561/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/","msgid":"<2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de>","list_archive_url":null,"date":"2023-03-29T12:44:50","name":"RFC: Add ELF note for description with JSON data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a19f48f-2230-70c2-a6eb-de224028e8ae@embedded-brains.de/mbox/"},{"id":76636,"url":"https://patchwork.plctlab.org/api/1.2/patches/76636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/","msgid":"<87v8ijmxjh.fsf@redhat.com>","list_archive_url":null,"date":"2023-03-29T14:39:46","name":"RFC: Can static executables contain relocations against symbols ?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8ijmxjh.fsf@redhat.com/mbox/"},{"id":76860,"url":"https://patchwork.plctlab.org/api/1.2/patches/76860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T00:08:03","name":"[COMMITTED] Fix typo in ld manual --enable-non-contiguous-regions example","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhrACo0JzK-VrnJfYoPxZOiwOYA48-OkShYOz26JPQ9YCA@mail.gmail.com/mbox/"},{"id":76881,"url":"https://patchwork.plctlab.org/api/1.2/patches/76881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:48:57","name":"Tidy memory on addr2line failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUUuatLLu5VmpJx@squeak.grove.modra.org/mbox/"},{"id":76882,"url":"https://patchwork.plctlab.org/api/1.2/patches/76882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:49:29","name":"Tidy leaked objcopy memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUU2U5h4L4pOyCY@squeak.grove.modra.org/mbox/"},{"id":76887,"url":"https://patchwork.plctlab.org/api/1.2/patches/76887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-03-30T04:50:10","name":"Fix memory leak in bfd_get_debug_link_info_1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCUVAjKL5j0X5DTH@squeak.grove.modra.org/mbox/"},{"id":77007,"url":"https://patchwork.plctlab.org/api/1.2/patches/77007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/","msgid":"<20230330101245.3327499-1-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:12:45","name":"aarch64: Add sme-i16i64 and sme-f64f64 aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330101245.3327499-1-richard.sandiford@arm.com/mbox/"},{"id":77019,"url":"https://patchwork.plctlab.org/api/1.2/patches/77019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:17","name":"[01/43] aarch64: Fix PSEL opcode mask","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-2-richard.sandiford@arm.com/mbox/"},{"id":77024,"url":"https://patchwork.plctlab.org/api/1.2/patches/77024/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:18","name":"[02/43] aarch64: Restrict range of PRFM opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-3-richard.sandiford@arm.com/mbox/"},{"id":77016,"url":"https://patchwork.plctlab.org/api/1.2/patches/77016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:19","name":"[03/43] aarch64: Fix SVE2 register/immediate distinction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-4-richard.sandiford@arm.com/mbox/"},{"id":77017,"url":"https://patchwork.plctlab.org/api/1.2/patches/77017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:20","name":"[04/43] aarch64: Make SME instructions use F_STRICT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-5-richard.sandiford@arm.com/mbox/"},{"id":77031,"url":"https://patchwork.plctlab.org/api/1.2/patches/77031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:21","name":"[05/43] aarch64: Use aarch64_operand_error more widely","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-6-richard.sandiford@arm.com/mbox/"},{"id":77021,"url":"https://patchwork.plctlab.org/api/1.2/patches/77021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-7-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:22","name":"[06/43] aarch64: Rename REG_TYPE_ZA* to REG_TYPE_ZAT*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-7-richard.sandiford@arm.com/mbox/"},{"id":77018,"url":"https://patchwork.plctlab.org/api/1.2/patches/77018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:23","name":"[07/43] aarch64: Add REG_TYPE_ZATHV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-8-richard.sandiford@arm.com/mbox/"},{"id":77020,"url":"https://patchwork.plctlab.org/api/1.2/patches/77020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-9-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:24","name":"[08/43] aarch64: Move vectype_to_qualifier further up","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-9-richard.sandiford@arm.com/mbox/"},{"id":77022,"url":"https://patchwork.plctlab.org/api/1.2/patches/77022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-10-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:25","name":"[09/43] aarch64: Rework parse_typed_reg interface","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-10-richard.sandiford@arm.com/mbox/"},{"id":77027,"url":"https://patchwork.plctlab.org/api/1.2/patches/77027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:26","name":"[10/43] aarch64: Reuse parse_typed_reg for ZA tiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-11-richard.sandiford@arm.com/mbox/"},{"id":77037,"url":"https://patchwork.plctlab.org/api/1.2/patches/77037/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:27","name":"[11/43] aarch64: Consolidate ZA tile range checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-12-richard.sandiford@arm.com/mbox/"},{"id":77034,"url":"https://patchwork.plctlab.org/api/1.2/patches/77034/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-13-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:28","name":"[12/43] aarch64: Treat ZA as a register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-13-richard.sandiford@arm.com/mbox/"},{"id":77029,"url":"https://patchwork.plctlab.org/api/1.2/patches/77029/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:29","name":"[13/43] aarch64: Rename za_tile_vector to za_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-14-richard.sandiford@arm.com/mbox/"},{"id":77043,"url":"https://patchwork.plctlab.org/api/1.2/patches/77043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-15-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:30","name":"[14/43] aarch64: Make indexed_za use 64-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-15-richard.sandiford@arm.com/mbox/"},{"id":77041,"url":"https://patchwork.plctlab.org/api/1.2/patches/77041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-16-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:31","name":"[15/43] aarch64: Pass aarch64_indexed_za to parsers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-16-richard.sandiford@arm.com/mbox/"},{"id":77045,"url":"https://patchwork.plctlab.org/api/1.2/patches/77045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-17-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:32","name":"[16/43] aarch64: Move ZA range checks to aarch64-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-17-richard.sandiford@arm.com/mbox/"},{"id":77048,"url":"https://patchwork.plctlab.org/api/1.2/patches/77048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-18-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:33","name":"[17/43] aarch64: Consolidate ZA slice parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-18-richard.sandiford@arm.com/mbox/"},{"id":77046,"url":"https://patchwork.plctlab.org/api/1.2/patches/77046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-19-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:34","name":"[18/43] aarch64: Commonise index parsing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-19-richard.sandiford@arm.com/mbox/"},{"id":77053,"url":"https://patchwork.plctlab.org/api/1.2/patches/77053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-20-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:35","name":"[19/43] aarch64: Move w12-w15 range check to libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-20-richard.sandiford@arm.com/mbox/"},{"id":77032,"url":"https://patchwork.plctlab.org/api/1.2/patches/77032/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-21-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:36","name":"[20/43] aarch64: Tweak error for missing immediate offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-21-richard.sandiford@arm.com/mbox/"},{"id":77058,"url":"https://patchwork.plctlab.org/api/1.2/patches/77058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-22-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:37","name":"[21/43] aarch64: Tweak errors for base & offset registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-22-richard.sandiford@arm.com/mbox/"},{"id":77056,"url":"https://patchwork.plctlab.org/api/1.2/patches/77056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:38","name":"[22/43] aarch64: Tweak parsing of integer & FP registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-23-richard.sandiford@arm.com/mbox/"},{"id":77052,"url":"https://patchwork.plctlab.org/api/1.2/patches/77052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:39","name":"[23/43] aarch64: Improve errors for malformed register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-24-richard.sandiford@arm.com/mbox/"},{"id":77064,"url":"https://patchwork.plctlab.org/api/1.2/patches/77064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:40","name":"[24/43] aarch64: Try to avoid inappropriate default errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-25-richard.sandiford@arm.com/mbox/"},{"id":77070,"url":"https://patchwork.plctlab.org/api/1.2/patches/77070/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:41","name":"[25/43] aarch64: Rework reporting of failed register checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-26-richard.sandiford@arm.com/mbox/"},{"id":77050,"url":"https://patchwork.plctlab.org/api/1.2/patches/77050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-27-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:42","name":"[26/43] aarch64: Update operand_mismatch_kind_names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-27-richard.sandiford@arm.com/mbox/"},{"id":77054,"url":"https://patchwork.plctlab.org/api/1.2/patches/77054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-28-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:43","name":"[27/43] aarch64: Deprioritise AARCH64_OPDE_REG_LIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-28-richard.sandiford@arm.com/mbox/"},{"id":77042,"url":"https://patchwork.plctlab.org/api/1.2/patches/77042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-29-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:44","name":"[28/43] aarch64: Add an error code for out-of-range registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-29-richard.sandiford@arm.com/mbox/"},{"id":77060,"url":"https://patchwork.plctlab.org/api/1.2/patches/77060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-30-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:45","name":"[29/43] aarch64: Commonise checks for index operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-30-richard.sandiford@arm.com/mbox/"},{"id":77066,"url":"https://patchwork.plctlab.org/api/1.2/patches/77066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-31-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:46","name":"[30/43] aarch64: Add an operand class for SVE register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-31-richard.sandiford@arm.com/mbox/"},{"id":77067,"url":"https://patchwork.plctlab.org/api/1.2/patches/77067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-32-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:47","name":"[31/43] aarch64: Make AARCH64_OPDE_REG_LIST take a bitfield","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-32-richard.sandiford@arm.com/mbox/"},{"id":77047,"url":"https://patchwork.plctlab.org/api/1.2/patches/77047/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-33-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:48","name":"[32/43] aarch64: Tweak register list errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-33-richard.sandiford@arm.com/mbox/"},{"id":77072,"url":"https://patchwork.plctlab.org/api/1.2/patches/77072/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-34-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:49","name":"[33/43] aarch64: Try to report invalid variants against the closest match","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-34-richard.sandiford@arm.com/mbox/"},{"id":77051,"url":"https://patchwork.plctlab.org/api/1.2/patches/77051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-35-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:50","name":"[34/43] aarch64: Tweak priorities of parsing-related errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-35-richard.sandiford@arm.com/mbox/"},{"id":77079,"url":"https://patchwork.plctlab.org/api/1.2/patches/77079/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-36-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:51","name":"[35/43] aarch64: Rename aarch64-tbl.h OP_SME_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-36-richard.sandiford@arm.com/mbox/"},{"id":77055,"url":"https://patchwork.plctlab.org/api/1.2/patches/77055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-37-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:52","name":"[36/43] aarch64: Reorder some OP_SVE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-37-richard.sandiford@arm.com/mbox/"},{"id":77082,"url":"https://patchwork.plctlab.org/api/1.2/patches/77082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-38-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:53","name":"[37/43] aarch64: Add a aarch64_cpu_supports_inst_p helper","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-38-richard.sandiford@arm.com/mbox/"},{"id":77068,"url":"https://patchwork.plctlab.org/api/1.2/patches/77068/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-39-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:54","name":"[38/43] aarch64: Rename some of GAS'\''s REG_TYPE_* macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-39-richard.sandiford@arm.com/mbox/"},{"id":77073,"url":"https://patchwork.plctlab.org/api/1.2/patches/77073/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-40-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:55","name":"[39/43] aarch64: Regularise FLD_* suffixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-40-richard.sandiford@arm.com/mbox/"},{"id":77084,"url":"https://patchwork.plctlab.org/api/1.2/patches/77084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-41-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:56","name":"[40/43] aarch64: Resync field names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-41-richard.sandiford@arm.com/mbox/"},{"id":77077,"url":"https://patchwork.plctlab.org/api/1.2/patches/77077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-42-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:57","name":"[41/43] aarch64: Sort fields alphanumerically","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-42-richard.sandiford@arm.com/mbox/"},{"id":77063,"url":"https://patchwork.plctlab.org/api/1.2/patches/77063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-43-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:58","name":"[42/43] aarch64: Add support for strided register lists","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-43-richard.sandiford@arm.com/mbox/"},{"id":77078,"url":"https://patchwork.plctlab.org/api/1.2/patches/77078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/","msgid":"<20230330102359.3327695-44-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:23:59","name":"[43/43] aarch64: Prefer register ranges & support wrapping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102359.3327695-44-richard.sandiford@arm.com/mbox/"},{"id":77086,"url":"https://patchwork.plctlab.org/api/1.2/patches/77086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-2-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:16","name":"[01/31] aarch64: Add +sme2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-2-richard.sandiford@arm.com/mbox/"},{"id":77090,"url":"https://patchwork.plctlab.org/api/1.2/patches/77090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-3-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:17","name":"[02/31] aarch64: Add a _10 suffix to FLD_imm3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-3-richard.sandiford@arm.com/mbox/"},{"id":77076,"url":"https://patchwork.plctlab.org/api/1.2/patches/77076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-4-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:18","name":"[03/31] aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-4-richard.sandiford@arm.com/mbox/"},{"id":77083,"url":"https://patchwork.plctlab.org/api/1.2/patches/77083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-5-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:19","name":"[04/31] aarch64: Add support for vgx2 and vgx4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-5-richard.sandiford@arm.com/mbox/"},{"id":77081,"url":"https://patchwork.plctlab.org/api/1.2/patches/77081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-6-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:20","name":"[05/31] aarch64; Add support for vector offset ranges","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-6-richard.sandiford@arm.com/mbox/"},{"id":77085,"url":"https://patchwork.plctlab.org/api/1.2/patches/77085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-8-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:22","name":"[07/31] aarch64: Add the SME2 MOVA instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-8-richard.sandiford@arm.com/mbox/"},{"id":77071,"url":"https://patchwork.plctlab.org/api/1.2/patches/77071/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-11-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:25","name":"[10/31] aarch64: Add the SME2 ZT0 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-11-richard.sandiford@arm.com/mbox/"},{"id":77080,"url":"https://patchwork.plctlab.org/api/1.2/patches/77080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-12-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:26","name":"[11/31] aarch64: Add the SME2 ADD and SUB instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-12-richard.sandiford@arm.com/mbox/"},{"id":77087,"url":"https://patchwork.plctlab.org/api/1.2/patches/77087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-14-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:28","name":"[13/31] aarch64: Add the SME2 FMLA and FMLS instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-14-richard.sandiford@arm.com/mbox/"},{"id":77093,"url":"https://patchwork.plctlab.org/api/1.2/patches/77093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-23-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:37","name":"[22/31] aarch64: Add the SME2 saturating conversion instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-23-richard.sandiford@arm.com/mbox/"},{"id":77091,"url":"https://patchwork.plctlab.org/api/1.2/patches/77091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-24-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:38","name":"[23/31] aarch64: Add the SME2 shift instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-24-richard.sandiford@arm.com/mbox/"},{"id":77095,"url":"https://patchwork.plctlab.org/api/1.2/patches/77095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-25-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:39","name":"[24/31] aarch64: Add the SME2 UNPK instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-25-richard.sandiford@arm.com/mbox/"},{"id":77092,"url":"https://patchwork.plctlab.org/api/1.2/patches/77092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/","msgid":"<20230330102646.3327818-26-richard.sandiford@arm.com>","list_archive_url":null,"date":"2023-03-30T10:26:40","name":"[25/31] aarch64: Add the SME2 UZP and ZIP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330102646.3327818-26-richard.sandiford@arm.com/mbox/"},{"id":77097,"url":"https://patchwork.plctlab.org/api/1.2/patches/77097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:27","name":"[RFC,v3,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-2-christoph.muellner@vrull.eu/mbox/"},{"id":77098,"url":"https://patchwork.plctlab.org/api/1.2/patches/77098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/","msgid":"<20230330103528.3497996-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T10:35:28","name":"[RFC,v3,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330103528.3497996-3-christoph.muellner@vrull.eu/mbox/"},{"id":77244,"url":"https://patchwork.plctlab.org/api/1.2/patches/77244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-03-30T16:02:22","name":"aarch64: Remove stray reglist variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptsfdmut0x.fsf@arm.com/mbox/"},{"id":77311,"url":"https://patchwork.plctlab.org/api/1.2/patches/77311/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/","msgid":"<20230330164214.735462-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-03-30T16:42:14","name":"lto: Don'\''t add indirect symbols for versioned aliases in IR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330164214.735462-1-hjl.tools@gmail.com/mbox/"},{"id":77350,"url":"https://patchwork.plctlab.org/api/1.2/patches/77350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:37","name":"[RFC,v4,1/2] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-2-christoph.muellner@vrull.eu/mbox/"},{"id":77351,"url":"https://patchwork.plctlab.org/api/1.2/patches/77351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/","msgid":"<20230330175438.107102-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-03-30T17:54:38","name":"[RFC,v4,2/2] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230330175438.107102-3-christoph.muellner@vrull.eu/mbox/"},{"id":77708,"url":"https://patchwork.plctlab.org/api/1.2/patches/77708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:04:54","name":"[1/3] x86: parse_real_register() does not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bcc26bf7-bb9f-6ffc-51e8-05b8ff9e05e1@suse.com/mbox/"},{"id":77709,"url":"https://patchwork.plctlab.org/api/1.2/patches/77709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:05:53","name":"[2/3] x86: parse_register() must not alter the parsed string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0e3ab15-50da-a92a-bcec-e392f09a9c37@suse.com/mbox/"},{"id":77710,"url":"https://patchwork.plctlab.org/api/1.2/patches/77710/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T10:07:04","name":"[3/3] gas: document that get_symbol_name() can clobber the input buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9ae928e-7e33-e158-bc2e-5e832c2f6032@suse.com/mbox/"},{"id":77794,"url":"https://patchwork.plctlab.org/api/1.2/patches/77794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/","msgid":"","list_archive_url":null,"date":"2023-03-31T14:19:21","name":"bfd+ld: when / whether to generate .c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efb685d2-b2cb-9baf-0352-d0aa7961c300@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-03/mbox/"},{"id":20,"url":"https://patchwork.plctlab.org/api/1.2/bundles/20/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-04","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":78307,"url":"https://patchwork.plctlab.org/api/1.2/patches/78307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:22:30","name":"Memory leak in process_abbrev_set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAJjprIo2dA8lE@squeak.grove.modra.org/mbox/"},{"id":78308,"url":"https://patchwork.plctlab.org/api/1.2/patches/78308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:03","name":"rddbg.c stabs FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAR84jVZy97VzK@squeak.grove.modra.org/mbox/"},{"id":78309,"url":"https://patchwork.plctlab.org/api/1.2/patches/78309/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:23:33","name":"ubsan: aarch64 parse_vector_reg_list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAZZg7Py/LwyZl@squeak.grove.modra.org/mbox/"},{"id":78310,"url":"https://patchwork.plctlab.org/api/1.2/patches/78310/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-02T22:24:11","name":"asan: heap buffer overflow printing ecoff debug info file name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCoAizHXDaTVgiFm@squeak.grove.modra.org/mbox/"},{"id":78375,"url":"https://patchwork.plctlab.org/api/1.2/patches/78375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/","msgid":"<20230403071118.2097883-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-03T07:11:18","name":"Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403071118.2097883-1-haochen.jiang@intel.com/mbox/"},{"id":78496,"url":"https://patchwork.plctlab.org/api/1.2/patches/78496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/","msgid":"<20230403110635.23391-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-03T11:06:35","name":"[v2] MIPS: the default output fellows triple and with-arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230403110635.23391-1-yunqiang.su@cipunited.com/mbox/"},{"id":78553,"url":"https://patchwork.plctlab.org/api/1.2/patches/78553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-03T13:44:04","name":"asan: csky floatformat_to_double uninitialised value","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCrYJNj8VL4ZsHBV@squeak.grove.modra.org/mbox/"},{"id":78838,"url":"https://patchwork.plctlab.org/api/1.2/patches/78838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-04T03:49:07","name":"Use bfd_alloc memory for read_debugging_info storage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZCueM3aNMfvEirla@squeak.grove.modra.org/mbox/"},{"id":78868,"url":"https://patchwork.plctlab.org/api/1.2/patches/78868/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/","msgid":"<9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:15","name":"[1/8] x86: move fetch error handling into a helper function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b770800-dc80-2c00-40a2-903cbe4ffb8c@suse.com/mbox/"},{"id":78869,"url":"https://patchwork.plctlab.org/api/1.2/patches/78869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/","msgid":"<39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com>","list_archive_url":null,"date":"2023-04-04T06:58:37","name":"[2/8] x86: change fetch error handling in top-level function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/39b50a10-ad10-aca0-2ef1-4d32be787762@suse.com/mbox/"},{"id":78870,"url":"https://patchwork.plctlab.org/api/1.2/patches/78870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/","msgid":"<838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com>","list_archive_url":null,"date":"2023-04-04T06:59:17","name":"[3/8] x86: change fetch error handling in ckprefix()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/838292bd-8855-00af-59c8-fcf0acb34d5c@suse.com/mbox/"},{"id":78871,"url":"https://patchwork.plctlab.org/api/1.2/patches/78871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T06:59:49","name":"[4/8] x86: change fetch error handling in get_valid_dis386()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c84a3d-5266-2395-ba72-97e5ec540b3c@suse.com/mbox/"},{"id":78872,"url":"https://patchwork.plctlab.org/api/1.2/patches/78872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/","msgid":"<3231104b-ffc0-e471-79be-f18e14c3264e@suse.com>","list_archive_url":null,"date":"2023-04-04T07:00:24","name":"[5/8] x86: change fetch error handling when processing operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3231104b-ffc0-e471-79be-f18e14c3264e@suse.com/mbox/"},{"id":78873,"url":"https://patchwork.plctlab.org/api/1.2/patches/78873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-04T07:00:46","name":"[6/8] x86: change fetch error handling for get()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9e13e17-ecf2-8e96-5b48-870801faa750@suse.com/mbox/"},{"id":78874,"url":"https://patchwork.plctlab.org/api/1.2/patches/78874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/","msgid":"<9375ae85-ac76-2081-547d-55803c97aadf@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:04","name":"[7/8] x86: drop use of setjmp() from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9375ae85-ac76-2081-547d-55803c97aadf@suse.com/mbox/"},{"id":78875,"url":"https://patchwork.plctlab.org/api/1.2/patches/78875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/","msgid":"<4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com>","list_archive_url":null,"date":"2023-04-04T07:01:31","name":"[8/8] x86: drop (explicit) BFD64 dependency from disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eed4c72-002f-268e-b5cd-0929bc57d6d2@suse.com/mbox/"},{"id":79194,"url":"https://patchwork.plctlab.org/api/1.2/patches/79194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-04-04T15:07:13","name":"bfd: add version check to makeinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152D2B8F88B6EB24B91BD8BF0939@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":79999,"url":"https://patchwork.plctlab.org/api/1.2/patches/79999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:09","name":"objcopy write_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RKePLqGKgQ3pO@squeak.grove.modra.org/mbox/"},{"id":80000,"url":"https://patchwork.plctlab.org/api/1.2/patches/80000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:24:37","name":"gas/write.c use better types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RRVFBYw/0n5Le@squeak.grove.modra.org/mbox/"},{"id":80002,"url":"https://patchwork.plctlab.org/api/1.2/patches/80002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:24","name":"objdump -g on gcc COFF/PE files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RdBr7BVn64YcM@squeak.grove.modra.org/mbox/"},{"id":80003,"url":"https://patchwork.plctlab.org/api/1.2/patches/80003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-06T00:25:48","name":"objdump print_debugging_info memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZC4RjLt+tU2D/RxY@squeak.grove.modra.org/mbox/"},{"id":80108,"url":"https://patchwork.plctlab.org/api/1.2/patches/80108/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/","msgid":"<20230406071732.2092853-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-06T07:17:32","name":"[v2] Support Intel AMX-COMPLEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230406071732.2092853-1-haochen.jiang@intel.com/mbox/"},{"id":80642,"url":"https://patchwork.plctlab.org/api/1.2/patches/80642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/","msgid":"<20230407032809.3763561-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-04-07T03:28:09","name":"x86: Add inval tests for AMX instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407032809.3763561-1-haochen.jiang@intel.com/mbox/"},{"id":80675,"url":"https://patchwork.plctlab.org/api/1.2/patches/80675/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/","msgid":"<20230407073501.66953-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-04-07T07:35:01","name":"Add unclosed macros.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407073501.66953-1-lidie@eswincomputing.com/mbox/"},{"id":81057,"url":"https://patchwork.plctlab.org/api/1.2/patches/81057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-1-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:24","name":"[1/3] libctf, tests: do not assume host and target have identical field offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-1-nick.alcock@oracle.com/mbox/"},{"id":81059,"url":"https://patchwork.plctlab.org/api/1.2/patches/81059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:25","name":"[2/3] libctf: propagate errors from parents correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-2-nick.alcock@oracle.com/mbox/"},{"id":81058,"url":"https://patchwork.plctlab.org/api/1.2/patches/81058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/","msgid":"<20230407220426.63786-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-04-07T22:04:26","name":"[3/3] libctf, link: fix CU-mapped links with CTF_LINK_EMPTY_CU_MAPPINGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230407220426.63786-3-nick.alcock@oracle.com/mbox/"},{"id":81328,"url":"https://patchwork.plctlab.org/api/1.2/patches/81328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/","msgid":"<745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org>","list_archive_url":null,"date":"2023-04-09T22:55:13","name":"bfd: optimize bfd_elf_hash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/745eb337-facd-244a-bd02-d9b8b1f653a5@acm.org/mbox/"},{"id":81368,"url":"https://patchwork.plctlab.org/api/1.2/patches/81368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/","msgid":"<20230410065101.822124-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-10T06:51:01","name":"[v3] MIPS: make mipsisa32 and mipsisa64 link more systematic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230410065101.822124-1-yunqiang.su@cipunited.com/mbox/"},{"id":82223,"url":"https://patchwork.plctlab.org/api/1.2/patches/82223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:09","name":"Comment typo fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKGcHwDnuaixXL@squeak.grove.modra.org/mbox/"},{"id":82224,"url":"https://patchwork.plctlab.org/api/1.2/patches/82224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:32:44","name":"pe_ILF_object_p and bfd_check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKPKZ4fcn/AF6v@squeak.grove.modra.org/mbox/"},{"id":82225,"url":"https://patchwork.plctlab.org/api/1.2/patches/82225/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:33:14","name":"Fail of x86_64 AMX-COMPLEX insns (Intel disassembly)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKWh5RnEtHftFe@squeak.grove.modra.org/mbox/"},{"id":82226,"url":"https://patchwork.plctlab.org/api/1.2/patches/82226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T01:34:08","name":"ubsan: dwarf2.c:2232:7: runtime error: index 16 out of bounds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDYKkMb0QCBGC1/F@squeak.grove.modra.org/mbox/"},{"id":82246,"url":"https://patchwork.plctlab.org/api/1.2/patches/82246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-12T05:11:42","name":"PR30326, uninitialised value in objdump compare_relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDY9jn6M1PdoXqNi@squeak.grove.modra.org/mbox/"},{"id":82545,"url":"https://patchwork.plctlab.org/api/1.2/patches/82545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/","msgid":"<20230412154444.1741657-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-12T15:44:44","name":"[committed] arc: remove faulty instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230412154444.1741657-1-claziss@gmail.com/mbox/"},{"id":82801,"url":"https://patchwork.plctlab.org/api/1.2/patches/82801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-13T05:40:30","name":"Preserve a few more bfd fields in check_format_matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZDeVznw01giUi/SE@squeak.grove.modra.org/mbox/"},{"id":82831,"url":"https://patchwork.plctlab.org/api/1.2/patches/82831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/","msgid":"<20230413070544.1961068-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:05:44","name":"[committed] arc: Update GAS test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413070544.1961068-1-claziss@gmail.com/mbox/"},{"id":82839,"url":"https://patchwork.plctlab.org/api/1.2/patches/82839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/","msgid":"<20230413073144.1973667-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T07:31:44","name":"[committed] arc: Update ARC'\''s CFI tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413073144.1973667-1-claziss@gmail.com/mbox/"},{"id":82843,"url":"https://patchwork.plctlab.org/api/1.2/patches/82843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/","msgid":"<20230413074914.354662-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-04-13T07:49:14","name":"ld: build libdep plugin only when shared library support is enabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413074914.354662-1-chigot@adacore.com/mbox/"},{"id":82854,"url":"https://patchwork.plctlab.org/api/1.2/patches/82854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/","msgid":"<20230413082502.2009382-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-04-13T08:25:02","name":"[committed] arc: Update ARC specific linker tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413082502.2009382-1-claziss@gmail.com/mbox/"},{"id":82982,"url":"https://patchwork.plctlab.org/api/1.2/patches/82982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/","msgid":"<20230413133654.71247-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-04-13T13:36:54","name":"[RFC,v5] RISC-V: Add support for the Zfa extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230413133654.71247-1-christoph.muellner@vrull.eu/mbox/"},{"id":83244,"url":"https://patchwork.plctlab.org/api/1.2/patches/83244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/","msgid":"<20230414061935.1252692-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-14T06:19:35","name":"Symbols with GOT relocatios do not fix adjustbale","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414061935.1252692-1-mengqinggang@loongson.cn/mbox/"},{"id":83259,"url":"https://patchwork.plctlab.org/api/1.2/patches/83259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/","msgid":"<20230414072046.1639896-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-14T07:20:46","name":"[v3] MIPS: the default output fellows triple","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230414072046.1639896-1-yunqiang.su@cipunited.com/mbox/"},{"id":83780,"url":"https://patchwork.plctlab.org/api/1.2/patches/83780/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416005921.3061576-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T00:59:21","name":"[Review,is,neded] gprofng: Update documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416005921.3061576-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":83922,"url":"https://patchwork.plctlab.org/api/1.2/patches/83922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/","msgid":"","list_archive_url":null,"date":"2023-04-16T19:47:11","name":"[gas,documentation] Describe handling of opcodes for relaxation a bit better","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baf3b8d6-a257-7bc7-5dfa-2a8f578c2c93@netcologne.de/mbox/"},{"id":83932,"url":"https://patchwork.plctlab.org/api/1.2/patches/83932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/","msgid":"<20230416210122.3363899-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-04-16T21:01:22","name":"[Review,is,neded] gprofng: 30360 Seg. Fault when application uses std::thread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230416210122.3363899-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":84106,"url":"https://patchwork.plctlab.org/api/1.2/patches/84106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/","msgid":"<20230417095443.73581-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-17T09:54:43","name":"RISC-V: Optimize relaxation of gp with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417095443.73581-1-nelson@rivosinc.com/mbox/"},{"id":84192,"url":"https://patchwork.plctlab.org/api/1.2/patches/84192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/","msgid":"<20230417121633.68761-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2023-04-17T12:16:33","name":"RISC-V: Cache the latest mapping symbol and its boundary.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230417121633.68761-1-kito.cheng@sifive.com/mbox/"},{"id":84514,"url":"https://patchwork.plctlab.org/api/1.2/patches/84514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:05","name":"objdump buffer overflow in fetch_indexed_string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xccVokEyi/Cbv@squeak.grove.modra.org/mbox/"},{"id":84515,"url":"https://patchwork.plctlab.org/api/1.2/patches/84515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-18T01:25:51","name":"objdump use of uninitialised value in pr_string_field","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZD3xnwW1LKQe7Oqe@squeak.grove.modra.org/mbox/"},{"id":84879,"url":"https://patchwork.plctlab.org/api/1.2/patches/84879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:18","name":"[v4,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-1-yunqiang.su@cipunited.com/mbox/"},{"id":84880,"url":"https://patchwork.plctlab.org/api/1.2/patches/84880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/","msgid":"<20230418140019.2195551-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-18T14:00:19","name":"[v4,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230418140019.2195551-2-yunqiang.su@cipunited.com/mbox/"},{"id":84915,"url":"https://patchwork.plctlab.org/api/1.2/patches/84915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-18T15:12:12","name":"section-select: Fix performance problem (PR30367)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304181502360.3155@wotan.suse.de/mbox/"},{"id":85574,"url":"https://patchwork.plctlab.org/api/1.2/patches/85574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:20","name":"[COMMITTED,1/6] gas: sframe: use ATTRIBUTE_UNUSED consistently","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-2-indu.bhagat@oracle.com/mbox/"},{"id":85578,"url":"https://patchwork.plctlab.org/api/1.2/patches/85578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:21","name":"[COMMITTED,2/6] gas: sframe: fix comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-3-indu.bhagat@oracle.com/mbox/"},{"id":85575,"url":"https://patchwork.plctlab.org/api/1.2/patches/85575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:22","name":"[COMMITTED,3/6] libsframe: use return type of bool for predicate functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-4-indu.bhagat@oracle.com/mbox/"},{"id":85577,"url":"https://patchwork.plctlab.org/api/1.2/patches/85577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:23","name":"[COMMITTED,4/6] sframe: correct some typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-5-indu.bhagat@oracle.com/mbox/"},{"id":85576,"url":"https://patchwork.plctlab.org/api/1.2/patches/85576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:24","name":"[COMMITTED,5/6] libsframe: use consistent function argument names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-6-indu.bhagat@oracle.com/mbox/"},{"id":85579,"url":"https://patchwork.plctlab.org/api/1.2/patches/85579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/","msgid":"<20230419221125.502883-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-04-19T22:11:25","name":"[COMMITTED,6/6] libsframe: minor formatting fixes in sframe_encoder_write_fre","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230419221125.502883-7-indu.bhagat@oracle.com/mbox/"},{"id":85638,"url":"https://patchwork.plctlab.org/api/1.2/patches/85638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:05:15","name":"buffer overflow in print_symname","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEBzqwgJEiqZ3AaD@squeak.grove.modra.org/mbox/"},{"id":85639,"url":"https://patchwork.plctlab.org/api/1.2/patches/85639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:07:34","name":"Yet another out-of-memory fuzzed object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0Nkp//9ZWvzA4@squeak.grove.modra.org/mbox/"},{"id":85640,"url":"https://patchwork.plctlab.org/api/1.2/patches/85640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:08:12","name":"ubsan: signed integer overflow in display_debug_lines_raw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0XGn82KUoFAth@squeak.grove.modra.org/mbox/"},{"id":85641,"url":"https://patchwork.plctlab.org/api/1.2/patches/85641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:10:02","name":"PR30343 infrastructure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB0yrc7sb7PgfVj@squeak.grove.modra.org/mbox/"},{"id":85642,"url":"https://patchwork.plctlab.org/api/1.2/patches/85642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-19T23:11:16","name":"sh4-linux segfaults running ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEB1FHCdkVcnkby8@squeak.grove.modra.org/mbox/"},{"id":85912,"url":"https://patchwork.plctlab.org/api/1.2/patches/85912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:01","name":"[v5,1/2] MIPS: support mips*64 as CPU and gnuabi64 as ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-1-yunqiang.su@cipunited.com/mbox/"},{"id":85913,"url":"https://patchwork.plctlab.org/api/1.2/patches/85913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/","msgid":"<20230420133102.2422583-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-20T13:31:02","name":"[v5,2/2] MIPS: default output r6 obj if the triple is r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230420133102.2422583-2-yunqiang.su@cipunited.com/mbox/"},{"id":86103,"url":"https://patchwork.plctlab.org/api/1.2/patches/86103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:38:55","name":"Delete struct artdata archive_head","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH3P5K8BQ4euUsQ@squeak.grove.modra.org/mbox/"},{"id":86104,"url":"https://patchwork.plctlab.org/api/1.2/patches/86104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-21T02:49:25","name":"Keeping track of rs6000-coff archive element pointers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEH5tX5D6VSOFPit@squeak.grove.modra.org/mbox/"},{"id":86139,"url":"https://patchwork.plctlab.org/api/1.2/patches/86139/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/","msgid":"<72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com>","list_archive_url":null,"date":"2023-04-21T05:53:28","name":"ld: add missing period after @xref","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72cd2df6-f7dd-9217-aa03-e218631c879e@suse.com/mbox/"},{"id":86171,"url":"https://patchwork.plctlab.org/api/1.2/patches/86171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/","msgid":"<20230421082839.41542-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:38","name":"[1/2] RISC-V: Relax R_RISCV_[PCREL_]LO12_I/S to R_RISCV_GPREL_I/S for undefined weak.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-1-nelson@rivosinc.com/mbox/"},{"id":86170,"url":"https://patchwork.plctlab.org/api/1.2/patches/86170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/","msgid":"<20230421082839.41542-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-04-21T08:28:39","name":"[2/2] RISC-V: Enable x0 base relaxation for relax_pc even if --no-relax-gp.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421082839.41542-2-nelson@rivosinc.com/mbox/"},{"id":86203,"url":"https://patchwork.plctlab.org/api/1.2/patches/86203/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/","msgid":"<20230421094346.3017667-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-21T09:43:46","name":"LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421094346.3017667-1-mengqinggang@loongson.cn/mbox/"},{"id":86214,"url":"https://patchwork.plctlab.org/api/1.2/patches/86214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-21T10:05:16","name":"bfd: fix STRICT_PE_FORMAT build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f339bf78-9ba2-594b-3dec-232edb0e7f70@suse.com/mbox/"},{"id":86221,"url":"https://patchwork.plctlab.org/api/1.2/patches/86221/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/","msgid":"<0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:23","name":"[1/2] x86: rework AMX multiplication insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ece83ad-f7a0-7951-374b-2c86cbafad36@suse.com/mbox/"},{"id":86222,"url":"https://patchwork.plctlab.org/api/1.2/patches/86222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/","msgid":"<657c81bd-2182-c663-04a4-c5e6962531ea@suse.com>","list_archive_url":null,"date":"2023-04-21T10:16:59","name":"[2/2] x86: rework AMX control insn disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/657c81bd-2182-c663-04a4-c5e6962531ea@suse.com/mbox/"},{"id":86240,"url":"https://patchwork.plctlab.org/api/1.2/patches/86240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/","msgid":"<335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com>","list_archive_url":null,"date":"2023-04-21T10:26:15","name":"gas: move shift count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/335d1933-a5dc-9183-cbe7-d8b139e232fc@suse.com/mbox/"},{"id":86274,"url":"https://patchwork.plctlab.org/api/1.2/patches/86274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/","msgid":"<4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com>","list_archive_url":null,"date":"2023-04-21T12:17:54","name":"gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c40b0d1-8375-9284-cfaf-ce63b8df1b9b@suse.com/mbox/"},{"id":86301,"url":"https://patchwork.plctlab.org/api/1.2/patches/86301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/","msgid":"<20230421130802.2964785-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-04-21T13:08:02","name":"Fix -Wmaybe-uninitialized warning in opcodes/i386-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230421130802.2964785-1-tromey@adacore.com/mbox/"},{"id":86651,"url":"https://patchwork.plctlab.org/api/1.2/patches/86651/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/","msgid":"<20230423015546.2664272-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-04-23T01:55:46","name":"[v1] LoongArch: Fix loongarch32 test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423015546.2664272-1-mengqinggang@loongson.cn/mbox/"},{"id":86786,"url":"https://patchwork.plctlab.org/api/1.2/patches/86786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/","msgid":"<20230423173021.582102-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-04-23T17:30:21","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230423173021.582102-1-och95@yandex.ru/mbox/"},{"id":86885,"url":"https://patchwork.plctlab.org/api/1.2/patches/86885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:34:27","name":"[1/3] x86: work around compiler diagnosing dangling pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a475270f-97f0-4fc7-bd0c-eb99bd8b2b3c@suse.com/mbox/"},{"id":86886,"url":"https://patchwork.plctlab.org/api/1.2/patches/86886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:05","name":"[2/3] x86: limit data passed to prefix_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c26e2fcd-62aa-98f3-1b62-0c53ce7d16a5@suse.com/mbox/"},{"id":86887,"url":"https://patchwork.plctlab.org/api/1.2/patches/86887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-24T07:35:28","name":"[3/3] x86: limit data passed to i386_dis_printf()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b3511736-584c-6c99-9046-331a18c60417@suse.com/mbox/"},{"id":86999,"url":"https://patchwork.plctlab.org/api/1.2/patches/86999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:31:52","name":"objcopy of archives tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZoqCKm+ebNL+I7@squeak.grove.modra.org/mbox/"},{"id":87000,"url":"https://patchwork.plctlab.org/api/1.2/patches/87000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-24T11:32:50","name":"asan: segfault in coff_mangle_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEZo4oH/oT6Gu/5S@squeak.grove.modra.org/mbox/"},{"id":87259,"url":"https://patchwork.plctlab.org/api/1.2/patches/87259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/","msgid":"<20230425065626.3587754-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-25T06:56:26","name":"MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230425065626.3587754-1-yunqiang.su@cipunited.com/mbox/"},{"id":87491,"url":"https://patchwork.plctlab.org/api/1.2/patches/87491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-25T16:48:11","name":"optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjbOetUzc5MOhWFJbqkkhuurqcDD7faHs9PJjM02Be9TA@mail.gmail.com/mbox/"},{"id":87591,"url":"https://patchwork.plctlab.org/api/1.2/patches/87591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:33:38","name":"Avoid another -Werror=dangling-pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiNgqU+7bX6pfwL@squeak.grove.modra.org/mbox/"},{"id":87592,"url":"https://patchwork.plctlab.org/api/1.2/patches/87592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T02:35:10","name":"binutils runtest $CC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEiN3mQ74ldcG/+R@squeak.grove.modra.org/mbox/"},{"id":87598,"url":"https://patchwork.plctlab.org/api/1.2/patches/87598/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-26T04:39:46","name":"i386-dis.c UB shift and other tidies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEirEhA/zSf9YWhh@squeak.grove.modra.org/mbox/"},{"id":87791,"url":"https://patchwork.plctlab.org/api/1.2/patches/87791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:39","name":"[v2,1/2] MIPS: add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-1-yunqiang.su@cipunited.com/mbox/"},{"id":87792,"url":"https://patchwork.plctlab.org/api/1.2/patches/87792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/","msgid":"<20230426101640.264902-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-04-26T10:16:40","name":"[v2,2/2] MIPS: sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426101640.264902-2-yunqiang.su@cipunited.com/mbox/"},{"id":87865,"url":"https://patchwork.plctlab.org/api/1.2/patches/87865/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/","msgid":"<5aebce50-8b8a-26ee-b452-d9164668c145@suse.com>","list_archive_url":null,"date":"2023-04-26T13:15:38","name":"x86/Intel: reduce ELF/PE conditional scope in x86_cons()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5aebce50-8b8a-26ee-b452-d9164668c145@suse.com/mbox/"},{"id":87876,"url":"https://patchwork.plctlab.org/api/1.2/patches/87876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-04-26T14:16:55","name":"Fix PR30358, performance with --sort-section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2304261416140.3155@wotan.suse.de/mbox/"},{"id":87921,"url":"https://patchwork.plctlab.org/api/1.2/patches/87921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:21","name":"[COMMITTED,1/3] gas: support for the BPF pseudo-c assembly syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-1-jose.marchesi@oracle.com/mbox/"},{"id":87924,"url":"https://patchwork.plctlab.org/api/1.2/patches/87924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:22","name":"[COMMITTED,2/3] gas: BPF pseudo-c syntax tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-2-jose.marchesi@oracle.com/mbox/"},{"id":87922,"url":"https://patchwork.plctlab.org/api/1.2/patches/87922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/","msgid":"<20230426173123.24564-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-04-26T17:31:23","name":"[COMMITTED,3/3] gas: documentation for the BPF pseudo-c asm syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230426173123.24564-3-jose.marchesi@oracle.com/mbox/"},{"id":87976,"url":"https://patchwork.plctlab.org/api/1.2/patches/87976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/","msgid":"<9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com>","list_archive_url":null,"date":"2023-04-26T20:28:40","name":"[committed] RISC-V: XVentanaCondops support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9b903d19-c4b7-40a3-dce0-84d36e4ff32c@ventanamicro.com/mbox/"},{"id":88220,"url":"https://patchwork.plctlab.org/api/1.2/patches/88220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/","msgid":"<87354lr0sz.fsf@redhat.com>","list_archive_url":null,"date":"2023-04-27T12:01:48","name":"Commit: ld: Add ability to print hex values in the linker map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87354lr0sz.fsf@redhat.com/mbox/"},{"id":88258,"url":"https://patchwork.plctlab.org/api/1.2/patches/88258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/","msgid":"<20230427125607.362035-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-04-27T12:56:07","name":"gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230427125607.362035-1-iii@linux.ibm.com/mbox/"},{"id":88359,"url":"https://patchwork.plctlab.org/api/1.2/patches/88359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T18:24:48","name":"make coff_compute_checksum faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjzrLPP5Ngo2bt20hkCQF+uvZ2syNvz5rW-bha_mDTfQw@mail.gmail.com/mbox/"},{"id":88408,"url":"https://patchwork.plctlab.org/api/1.2/patches/88408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-27T23:35:20","name":"make ar faster","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZi9c641-gEbCZbP0=Ni+sJKbEwW3gV6CMpT4wOjks85dg@mail.gmail.com/mbox/"},{"id":88459,"url":"https://patchwork.plctlab.org/api/1.2/patches/88459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:14:51","name":"Make bfd_byte an int8_t, flagword a uint32_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkW7ozVq5sX1e8@squeak.grove.modra.org/mbox/"},{"id":88460,"url":"https://patchwork.plctlab.org/api/1.2/patches/88460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-04-28T06:15:20","name":"Remove deprecated bfd_read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZEtkeBiugmBcY34m@squeak.grove.modra.org/mbox/"},{"id":88639,"url":"https://patchwork.plctlab.org/api/1.2/patches/88639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/","msgid":"","list_archive_url":null,"date":"2023-04-28T12:57:30","name":"RISC-V: tighten post-relocation-operator separator expectation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1da592f-5c5b-418b-a25b-afeeb0691ea7@suse.com/mbox/"},{"id":88872,"url":"https://patchwork.plctlab.org/api/1.2/patches/88872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-04-29T11:19:26","name":"add section caches to coff_data_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACcXsZjWfeQR3_pC3nVtq+sAkq-QGfEnA3DE2K8rsDnK9edWrQ@mail.gmail.com/mbox/"},{"id":88907,"url":"https://patchwork.plctlab.org/api/1.2/patches/88907/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/","msgid":"<541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de>","list_archive_url":null,"date":"2023-04-30T10:16:23","name":"[gas,documentation] Some additional testsuite info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/541a3fba-3b07-d4e3-f913-f10d7163a59e@netcologne.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-04/mbox/"},{"id":22,"url":"https://patchwork.plctlab.org/api/1.2/bundles/22/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-05","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":89293,"url":"https://patchwork.plctlab.org/api/1.2/patches/89293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/","msgid":"<3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com>","list_archive_url":null,"date":"2023-05-02T09:04:28","name":"[v2] gas: equates of registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a7b6bb3-4ab0-15af-0c74-5d7798ac3793@suse.com/mbox/"},{"id":89429,"url":"https://patchwork.plctlab.org/api/1.2/patches/89429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/","msgid":"<3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com>","list_archive_url":null,"date":"2023-05-02T17:19:14","name":"[RFC] Linker plugin - extend API for offloading corner case (aka: LDPT_REGISTER_CLAIM_FILE_HOOK_V2 linker plugin hook [GCC PR109128])","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3cdc56a8-62eb-d33c-3038-0af00d8a52ba@codesourcery.com/mbox/"},{"id":89523,"url":"https://patchwork.plctlab.org/api/1.2/patches/89523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T00:00:08","name":"_bfd_mips_elf_lo16_reloc vallo comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFGkCFaFJysW0kh1@squeak.grove.modra.org/mbox/"},{"id":89569,"url":"https://patchwork.plctlab.org/api/1.2/patches/89569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:11","name":"Change signature of bfd crc functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4p/bxWZOU/b70@squeak.grove.modra.org/mbox/"},{"id":89570,"url":"https://patchwork.plctlab.org/api/1.2/patches/89570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:01:42","name":"libbfc.c: Use stdint types for unsigned char and unsigned long","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH4xh+ePb7tKT7Q@squeak.grove.modra.org/mbox/"},{"id":89571,"url":"https://patchwork.plctlab.org/api/1.2/patches/89571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:09","name":"hash.c: replace some unsigned long with unsigned int","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH44S/nfshKLrn9@squeak.grove.modra.org/mbox/"},{"id":89572,"url":"https://patchwork.plctlab.org/api/1.2/patches/89572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:02:48","name":"Move bfd_elf_bfd_from_remote_memory to opncls.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5CJb/dZFBG9hD@squeak.grove.modra.org/mbox/"},{"id":89573,"url":"https://patchwork.plctlab.org/api/1.2/patches/89573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:03:18","name":"Move bfd_alloc, bfd_zalloc and bfd_release to libbfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5Jt7SVTKp0rvP@squeak.grove.modra.org/mbox/"},{"id":89574,"url":"https://patchwork.plctlab.org/api/1.2/patches/89574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:04:49","name":"Generated docs and include files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFH5gcFv4YXk03OL@squeak.grove.modra.org/mbox/"},{"id":89577,"url":"https://patchwork.plctlab.org/api/1.2/patches/89577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-03T06:34:48","name":"Remove unused args from bfd_make_debug_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFIAiF82oU/87le9@squeak.grove.modra.org/mbox/"},{"id":89732,"url":"https://patchwork.plctlab.org/api/1.2/patches/89732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/","msgid":"<20230503120210.564966-1-iii@linux.ibm.com>","list_archive_url":null,"date":"2023-05-03T12:02:10","name":"[v2] gas: fix building tc-bpf.c on s390x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503120210.564966-1-iii@linux.ibm.com/mbox/"},{"id":89794,"url":"https://patchwork.plctlab.org/api/1.2/patches/89794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/","msgid":"<20230503171124.6710-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-05-03T17:11:24","name":"ld: pru: Place exception-handling sections correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230503171124.6710-1-dimitar@dinux.eu/mbox/"},{"id":89976,"url":"https://patchwork.plctlab.org/api/1.2/patches/89976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/","msgid":"<20230504081452.50748-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T08:14:52","name":"RISC-V: Minor improvements for dis-assembler.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504081452.50748-1-nelson@rivosinc.com/mbox/"},{"id":90003,"url":"https://patchwork.plctlab.org/api/1.2/patches/90003/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/","msgid":"<20230504090850.91004-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-04T09:08:50","name":"[PR,ld/22263,PR,ld/25694] RISC-V: Avoid dynamic TLS relocs in PIE.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230504090850.91004-1-nelson@rivosinc.com/mbox/"},{"id":90380,"url":"https://patchwork.plctlab.org/api/1.2/patches/90380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/","msgid":"<20230505092316.1046472-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-05T09:23:16","name":"[v5] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092316.1046472-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":90383,"url":"https://patchwork.plctlab.org/api/1.2/patches/90383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/","msgid":"<20230505092716.885338-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-05T09:27:16","name":"gas: documents .gnu_attribute Tag_GNU_MIPS_ABI_MSA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230505092716.885338-1-yunqiang.su@cipunited.com/mbox/"},{"id":90408,"url":"https://patchwork.plctlab.org/api/1.2/patches/90408/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T11:10:21","name":"x86: slightly simplify i386_parse_name()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a63ab9f1-6150-1948-c6e2-6a77855155e6@suse.com/mbox/"},{"id":90410,"url":"https://patchwork.plctlab.org/api/1.2/patches/90410/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/","msgid":"<52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com>","list_archive_url":null,"date":"2023-05-05T11:12:44","name":"[1/2] x86: move get() disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/52d14c6e-e232-efe3-d486-06cda1c19fdf@suse.com/mbox/"},{"id":90411,"url":"https://patchwork.plctlab.org/api/1.2/patches/90411/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/","msgid":"<666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com>","list_archive_url":null,"date":"2023-05-05T11:13:10","name":"[2/2] x86: move a few more disassembler helper functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/666d8c60-5ffe-a307-f260-0c4bbd674887@suse.com/mbox/"},{"id":90430,"url":"https://patchwork.plctlab.org/api/1.2/patches/90430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/","msgid":"<4735d366-fe31-0092-2edc-d166184b8567@suse.com>","list_archive_url":null,"date":"2023-05-05T12:51:05","name":"[1/2] x86: don'\''t recognize quoted symbol names as registers or operators","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4735d366-fe31-0092-2edc-d166184b8567@suse.com/mbox/"},{"id":90431,"url":"https://patchwork.plctlab.org/api/1.2/patches/90431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/","msgid":"<9d0f914a-5668-a09b-5993-16a2270cf059@suse.com>","list_archive_url":null,"date":"2023-05-05T12:52:02","name":"[2/2] x86/Intel: address quoted-symbol related FIXMEs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d0f914a-5668-a09b-5993-16a2270cf059@suse.com/mbox/"},{"id":90432,"url":"https://patchwork.plctlab.org/api/1.2/patches/90432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/","msgid":"<168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:10","name":"[1/4] x86: tighten extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/168dfa6e-63d2-06d5-49d5-4d7a1797efb4@suse.com/mbox/"},{"id":90434,"url":"https://patchwork.plctlab.org/api/1.2/patches/90434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/","msgid":"<905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com>","list_archive_url":null,"date":"2023-05-05T13:01:57","name":"[2/4] gas: maintain O_constant signedness in more cases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/905e0a5d-d49d-03a6-d441-302bc5c2da6a@suse.com/mbox/"},{"id":90435,"url":"https://patchwork.plctlab.org/api/1.2/patches/90435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-05T13:03:57","name":"[3/4] gas: invoke md_optimize_expr() also for unary expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a766b568-5192-9660-34cd-2df6415a85c4@suse.com/mbox/"},{"id":90436,"url":"https://patchwork.plctlab.org/api/1.2/patches/90436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/","msgid":"<4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com>","list_archive_url":null,"date":"2023-05-05T13:04:37","name":"[4/4] x86: further adjust extend-to-32bit-address conditions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f7d2d8d-d4fd-a799-9c8f-7a955a786d60@suse.com/mbox/"},{"id":90707,"url":"https://patchwork.plctlab.org/api/1.2/patches/90707/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/","msgid":"<20230506083718.3669965-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-06T08:37:18","name":"MIPS: gas: alter 64 or 32 for r6 triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230506083718.3669965-1-yunqiang.su@cipunited.com/mbox/"},{"id":90756,"url":"https://patchwork.plctlab.org/api/1.2/patches/90756/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-06T13:11:56","name":"Fix a typo in the README of binutils","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152C5D5037E18A71DEBF80BF0739@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":90933,"url":"https://patchwork.plctlab.org/api/1.2/patches/90933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:34:37","name":"PR30343, LTO ignores linker reference to _pei386_runtime_relocator","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh73WJCS1aujdsO@squeak.grove.modra.org/mbox/"},{"id":90934,"url":"https://patchwork.plctlab.org/api/1.2/patches/90934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-08T04:35:13","name":"pe.em and pep.em make_import_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFh8AXXazWkP9+0w@squeak.grove.modra.org/mbox/"},{"id":91322,"url":"https://patchwork.plctlab.org/api/1.2/patches/91322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/","msgid":"<20230509003247.24156-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:46","name":"[1/2] pdb: Allow loading by gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-1-mark@harmstone.com/mbox/"},{"id":91323,"url":"https://patchwork.plctlab.org/api/1.2/patches/91323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/","msgid":"<20230509003247.24156-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-05-09T00:32:47","name":"[2/2] gdb: Allow reading of enum definitions in PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230509003247.24156-2-mark@harmstone.com/mbox/"},{"id":91360,"url":"https://patchwork.plctlab.org/api/1.2/patches/91360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T03:56:43","name":"alpha-vms reloc sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFnEez0cjGviUx4M@squeak.grove.modra.org/mbox/"},{"id":91405,"url":"https://patchwork.plctlab.org/api/1.2/patches/91405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-09T07:48:58","name":"stack overflow in debug_write_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZFn66p7K1lW/yNEL@squeak.grove.modra.org/mbox/"},{"id":92148,"url":"https://patchwork.plctlab.org/api/1.2/patches/92148/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-05-10T14:04:27","name":"PR30437 aarch64: make RELA relocs idempotent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2305101400000.13548@wotan.suse.de/mbox/"},{"id":92153,"url":"https://patchwork.plctlab.org/api/1.2/patches/92153/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-2-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:27","name":"[v6,1/3] BFD changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-2-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92154,"url":"https://patchwork.plctlab.org/api/1.2/patches/92154/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-3-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:28","name":"[v6,2/3] Opcodes changes for nanoMIPS support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-3-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92152,"url":"https://patchwork.plctlab.org/api/1.2/patches/92152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/","msgid":"<20230510141829.2748105-4-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2023-05-10T14:18:29","name":"[v6,3/3] Readelf for nanoMIPS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230510141829.2748105-4-aleksandar.rikalo@syrmia.com/mbox/"},{"id":92359,"url":"https://patchwork.plctlab.org/api/1.2/patches/92359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/","msgid":"<243D0799-E3D0-4938-A438-DD8725593F67@free.fr>","list_archive_url":null,"date":"2023-05-11T05:28:58","name":"pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/243D0799-E3D0-4938-A438-DD8725593F67@free.fr/mbox/"},{"id":92467,"url":"https://patchwork.plctlab.org/api/1.2/patches/92467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/","msgid":"<20230511100354.3995358-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-11T10:03:54","name":"LoongArch: Fix PLT entry generate bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511100354.3995358-1-mengqinggang@loongson.cn/mbox/"},{"id":92629,"url":"https://patchwork.plctlab.org/api/1.2/patches/92629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-2-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:48","name":"[1/4] opcodes: use CGEN_INSN_LGUINT for base instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-2-jose.marchesi@oracle.com/mbox/"},{"id":92630,"url":"https://patchwork.plctlab.org/api/1.2/patches/92630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-3-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:49","name":"[2/4] cpu: add V3 BPF atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-3-jose.marchesi@oracle.com/mbox/"},{"id":92634,"url":"https://patchwork.plctlab.org/api/1.2/patches/92634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-4-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:50","name":"[3/4] gas: add tests for BPF V3 atomic instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-4-jose.marchesi@oracle.com/mbox/"},{"id":92637,"url":"https://patchwork.plctlab.org/api/1.2/patches/92637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/","msgid":"<20230511141351.18886-5-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-05-11T14:13:51","name":"[4/4] gas: document V3 BPF atomic instructions in the GAS manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511141351.18886-5-jose.marchesi@oracle.com/mbox/"},{"id":92848,"url":"https://patchwork.plctlab.org/api/1.2/patches/92848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/","msgid":"<20230511210232.1491265-1-goldstein.w.n@gmail.com>","list_archive_url":null,"date":"2023-05-11T21:02:32","name":"[v1] gold: Make '\''--section-ordering-file'\'' also specifiable in env variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230511210232.1491265-1-goldstein.w.n@gmail.com/mbox/"},{"id":92935,"url":"https://patchwork.plctlab.org/api/1.2/patches/92935/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/","msgid":"","list_archive_url":null,"date":"2023-05-12T03:44:43","name":"[RFC] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/de17e059-80f6-5aa9-b693-14bdac45f0a4@rivosinc.com/mbox/"},{"id":92974,"url":"https://patchwork.plctlab.org/api/1.2/patches/92974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:17","name":"[1/4] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-2-yunqiang.su@cipunited.com/mbox/"},{"id":92976,"url":"https://patchwork.plctlab.org/api/1.2/patches/92976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:18","name":"[2/4] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-3-yunqiang.su@cipunited.com/mbox/"},{"id":92978,"url":"https://patchwork.plctlab.org/api/1.2/patches/92978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:19","name":"[3/4] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-4-yunqiang.su@cipunited.com/mbox/"},{"id":92975,"url":"https://patchwork.plctlab.org/api/1.2/patches/92975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/","msgid":"<20230512071720.1880195-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-12T07:17:20","name":"[4/4] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512071720.1880195-5-yunqiang.su@cipunited.com/mbox/"},{"id":93018,"url":"https://patchwork.plctlab.org/api/1.2/patches/93018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/","msgid":"<20230512091558.83523-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-12T09:15:58","name":"RISC-V: PR27566, consider ELF_MAXPAGESIZE/COMMONPAGESIZE for gp relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230512091558.83523-1-nelson@rivosinc.com/mbox/"},{"id":93504,"url":"https://patchwork.plctlab.org/api/1.2/patches/93504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:13:50","name":"PR28902, -T script with INSERT ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9w7hthSZx+ryOw@squeak.grove.modra.org/mbox/"},{"id":93505,"url":"https://patchwork.plctlab.org/api/1.2/patches/93505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-13T11:18:01","name":"PR28955 mips gas segfault","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZF9x6S6gsYrA1lYO@squeak.grove.modra.org/mbox/"},{"id":93544,"url":"https://patchwork.plctlab.org/api/1.2/patches/93544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230513172938.2831329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-13T17:29:38","name":"[Review,is,neded] gprofng: include a new function in the right place","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230513172938.2831329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":93971,"url":"https://patchwork.plctlab.org/api/1.2/patches/93971/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-05-15T08:50:27","name":"Decorated symbols in import libs (BUG 30421)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DU0P190MB200294640D702757F760A53383789@DU0P190MB2002.EURP190.PROD.OUTLOOK.COM/mbox/"},{"id":94420,"url":"https://patchwork.plctlab.org/api/1.2/patches/94420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:22","name":"[v2,1/5] MIPS: gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-2-yunqiang.su@cipunited.com/mbox/"},{"id":94421,"url":"https://patchwork.plctlab.org/api/1.2/patches/94421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:23","name":"[v2,2/5] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-3-yunqiang.su@cipunited.com/mbox/"},{"id":94425,"url":"https://patchwork.plctlab.org/api/1.2/patches/94425/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:24","name":"[v2,3/5] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-4-yunqiang.su@cipunited.com/mbox/"},{"id":94423,"url":"https://patchwork.plctlab.org/api/1.2/patches/94423/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:25","name":"[v2,4/5] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-5-yunqiang.su@cipunited.com/mbox/"},{"id":94424,"url":"https://patchwork.plctlab.org/api/1.2/patches/94424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/","msgid":"<20230516025426.2334478-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-05-16T02:54:26","name":"[v2,5/5] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230516025426.2334478-6-yunqiang.su@cipunited.com/mbox/"},{"id":94985,"url":"https://patchwork.plctlab.org/api/1.2/patches/94985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-16T23:54:01","name":"gcc-4.5 build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQXmQ+tAKqUC/IX@squeak.grove.modra.org/mbox/"},{"id":94992,"url":"https://patchwork.plctlab.org/api/1.2/patches/94992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T00:52:55","name":"PR29189, dlltool delaylibs corrupt float/double arguments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQlZ4KofqcYiJX1@squeak.grove.modra.org/mbox/"},{"id":94997,"url":"https://patchwork.plctlab.org/api/1.2/patches/94997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-17T01:51:15","name":"PR29961, plugin-api.h: \"Could not detect architecture endianess\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGQzE2Ak4W5y2Xn9@squeak.grove.modra.org/mbox/"},{"id":95160,"url":"https://patchwork.plctlab.org/api/1.2/patches/95160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/","msgid":"<61663a6c-a5a4-812a-1110-06e0122aabba@suse.com>","list_archive_url":null,"date":"2023-05-17T11:00:04","name":"x86: permit all relational operators in insn operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61663a6c-a5a4-812a-1110-06e0122aabba@suse.com/mbox/"},{"id":95625,"url":"https://patchwork.plctlab.org/api/1.2/patches/95625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-18T02:52:47","name":"PR11601, Solaris assembler compatibility doesn'\''t work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGWS/0oFOMVSyf+m@squeak.grove.modra.org/mbox/"},{"id":95637,"url":"https://patchwork.plctlab.org/api/1.2/patches/95637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/","msgid":"<20230518034102.1747564-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-18T03:41:02","name":"Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518034102.1747564-1-jun.zhang@intel.com/mbox/"},{"id":95667,"url":"https://patchwork.plctlab.org/api/1.2/patches/95667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:24","name":"[COMMITTED] libsframe: testsuite: add new tests for sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-1-indu.bhagat@oracle.com/mbox/"},{"id":95668,"url":"https://patchwork.plctlab.org/api/1.2/patches/95668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/","msgid":"<20230518062025.1535847-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-18T06:20:25","name":"[COMMITTED] libsframe: testsuite: add tests for sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518062025.1535847-2-indu.bhagat@oracle.com/mbox/"},{"id":95674,"url":"https://patchwork.plctlab.org/api/1.2/patches/95674/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/","msgid":"<20230518065950.6166-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-18T06:59:50","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518065950.6166-1-xuli1@eswincomputing.com/mbox/"},{"id":95717,"url":"https://patchwork.plctlab.org/api/1.2/patches/95717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/","msgid":"<20230518085739.2195035-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-05-18T08:57:50","name":"Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518085739.2195035-1-lei.wang@oss.cipunited.com/mbox/"},{"id":95721,"url":"https://patchwork.plctlab.org/api/1.2/patches/95721/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/","msgid":"<20230518092246.2450-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-18T09:22:46","name":"RISC-V: Support subtraction of .uleb128.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230518092246.2450-1-nelson@rivosinc.com/mbox/"},{"id":96167,"url":"https://patchwork.plctlab.org/api/1.2/patches/96167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/","msgid":"<20230519021448.30120-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2023-05-19T02:14:48","name":"RISC-V: Warn in AS if vsew/vlmul/vtype is reserved.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519021448.30120-1-xuli1@eswincomputing.com/mbox/"},{"id":96176,"url":"https://patchwork.plctlab.org/api/1.2/patches/96176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-2-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:32","name":"[RFC,1/4] RISC-V : Remove checking when -march=rv64XX and -mabi=ilp32X","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-2-shihua@iscas.ac.cn/mbox/"},{"id":96178,"url":"https://patchwork.plctlab.org/api/1.2/patches/96178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-3-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:33","name":"[RFC,2/4] RISC-V : Add support for rv64 arch using ilp32 abi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-3-shihua@iscas.ac.cn/mbox/"},{"id":96177,"url":"https://patchwork.plctlab.org/api/1.2/patches/96177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-4-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:34","name":"[RFC,3/4] RISC-V : Add rv64 ilp32 support in disassemble","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-4-shihua@iscas.ac.cn/mbox/"},{"id":96180,"url":"https://patchwork.plctlab.org/api/1.2/patches/96180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/","msgid":"<20230519034835.664-5-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2023-05-19T03:48:35","name":"[RFC,4/4] gdb/riscv : Add rv64 ilp32 support in gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230519034835.664-5-shihua@iscas.ac.cn/mbox/"},{"id":96420,"url":"https://patchwork.plctlab.org/api/1.2/patches/96420/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/","msgid":"<54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com>","list_archive_url":null,"date":"2023-05-19T13:24:05","name":"ld: drop stray blank from ld.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54c5d383-28bc-c61d-48b2-93b2b40a444c@suse.com/mbox/"},{"id":96421,"url":"https://patchwork.plctlab.org/api/1.2/patches/96421/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:30:57","name":"[1/2] x86: de-duplicate operand_special_chars[] wrt extra_symbol_chars[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b660dcfd-4a87-d6a4-a737-572b1b555f7c@suse.com/mbox/"},{"id":96422,"url":"https://patchwork.plctlab.org/api/1.2/patches/96422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/","msgid":"<83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com>","list_archive_url":null,"date":"2023-05-19T13:31:28","name":"[2/2] x86: figure braces aren'\''t really part of mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83c328ec-3eab-767c-e65c-0d83183fd18a@suse.com/mbox/"},{"id":96432,"url":"https://patchwork.plctlab.org/api/1.2/patches/96432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/","msgid":"<4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com>","list_archive_url":null,"date":"2023-05-19T13:51:24","name":"[1/4] x86: split gas testsuite .exp file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4989461e-c6fe-b102-2be1-6806e28abbb2@suse.com/mbox/"},{"id":96433,"url":"https://patchwork.plctlab.org/api/1.2/patches/96433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:51:57","name":"[2/4] x86-64: conditionalize tests using --32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da25f556-06a6-9b64-f333-04953812fcaa@suse.com/mbox/"},{"id":96434,"url":"https://patchwork.plctlab.org/api/1.2/patches/96434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/","msgid":"<778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com>","list_archive_url":null,"date":"2023-05-19T13:52:18","name":"[3/4] x86-64: improve gas diagnostic when no 32-bit target is configured","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/778a4bcd-ac39-6512-38d2-782e4eb1eea9@suse.com/mbox/"},{"id":96435,"url":"https://patchwork.plctlab.org/api/1.2/patches/96435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/","msgid":"","list_archive_url":null,"date":"2023-05-19T13:52:57","name":"[4/4] iamcu: suppress tests which can'\''t possibly work","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d5ebeef6-ea62-b26b-bd67-ea24a21582d8@suse.com/mbox/"},{"id":96442,"url":"https://patchwork.plctlab.org/api/1.2/patches/96442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/","msgid":"<2274d914-c77f-37e7-5589-870a647e24a0@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:31","name":"[1/3] x86: use fixed-width type for codep and friends","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2274d914-c77f-37e7-5589-870a647e24a0@suse.com/mbox/"},{"id":96443,"url":"https://patchwork.plctlab.org/api/1.2/patches/96443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/","msgid":"<65393035-8006-1a66-deae-70a88ed29077@suse.com>","list_archive_url":null,"date":"2023-05-19T14:06:57","name":"[2/3] x86: disassembling over-long insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65393035-8006-1a66-deae-70a88ed29077@suse.com/mbox/"},{"id":96444,"url":"https://patchwork.plctlab.org/api/1.2/patches/96444/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/","msgid":"<51d38635-479f-831f-e678-3da1a1c9acae@suse.com>","list_archive_url":null,"date":"2023-05-19T14:07:25","name":"[3/3] x86: convert two pointers to (indexing) integers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51d38635-479f-831f-e678-3da1a1c9acae@suse.com/mbox/"},{"id":96697,"url":"https://patchwork.plctlab.org/api/1.2/patches/96697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:16:59","name":"tic54x set_arch_mach","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgfi5EKNdCyxFOt@squeak.grove.modra.org/mbox/"},{"id":96698,"url":"https://patchwork.plctlab.org/api/1.2/patches/96698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T01:18:29","name":"coffcode.h handle_COMDAT tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGgf5d2KsCwesZbD@squeak.grove.modra.org/mbox/"},{"id":96762,"url":"https://patchwork.plctlab.org/api/1.2/patches/96762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-20T11:44:46","name":"coff-mips refhi list","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGiyriwnKNKJqiJV@squeak.grove.modra.org/mbox/"},{"id":96951,"url":"https://patchwork.plctlab.org/api/1.2/patches/96951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:36","name":"[v4,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-2-mengqinggang@loongson.cn/mbox/"},{"id":96954,"url":"https://patchwork.plctlab.org/api/1.2/patches/96954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:37","name":"[v4,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-3-mengqinggang@loongson.cn/mbox/"},{"id":96952,"url":"https://patchwork.plctlab.org/api/1.2/patches/96952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:38","name":"[v4,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-4-mengqinggang@loongson.cn/mbox/"},{"id":96955,"url":"https://patchwork.plctlab.org/api/1.2/patches/96955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:39","name":"[v4,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-5-mengqinggang@loongson.cn/mbox/"},{"id":96956,"url":"https://patchwork.plctlab.org/api/1.2/patches/96956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:40","name":"[v4,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-6-mengqinggang@loongson.cn/mbox/"},{"id":96957,"url":"https://patchwork.plctlab.org/api/1.2/patches/96957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/","msgid":"<20230522013441.3074776-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-22T01:34:41","name":"[v4,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522013441.3074776-7-mengqinggang@loongson.cn/mbox/"},{"id":97053,"url":"https://patchwork.plctlab.org/api/1.2/patches/97053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/","msgid":"<20230522060030.100976-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:00:30","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060030.100976-1-jun.zhang@intel.com/mbox/"},{"id":97056,"url":"https://patchwork.plctlab.org/api/1.2/patches/97056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/","msgid":"<20230522060726.101037-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T06:07:26","name":"[v2] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522060726.101037-1-jun.zhang@intel.com/mbox/"},{"id":97175,"url":"https://patchwork.plctlab.org/api/1.2/patches/97175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-22T08:38:45","name":"PowerPC64 report number of stub iterations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZGsqFcGAvyznqFbB@squeak.grove.modra.org/mbox/"},{"id":97480,"url":"https://patchwork.plctlab.org/api/1.2/patches/97480/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/","msgid":"<20230522142036.199490-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-22T14:20:36","name":"[v3] Support Intel FRED LKGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230522142036.199490-1-jun.zhang@intel.com/mbox/"},{"id":97571,"url":"https://patchwork.plctlab.org/api/1.2/patches/97571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/","msgid":"","list_archive_url":null,"date":"2023-05-22T19:48:22","name":"[v2] pe/coff - add support for base64 encoded long section names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0750b7e-fc76-d5ed-cd26-1a1bb6a1f2db@free.fr/mbox/"},{"id":99104,"url":"https://patchwork.plctlab.org/api/1.2/patches/99104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/","msgid":"<871qj41iw5.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-25T16:21:46","name":"RFC: Objdump: Dumping PE specific headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/871qj41iw5.fsf@redhat.com/mbox/"},{"id":99146,"url":"https://patchwork.plctlab.org/api/1.2/patches/99146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/","msgid":"<87y1lcxpj0.fsf@igel.home>","list_archive_url":null,"date":"2023-05-25T17:57:23","name":"Remove duplicate definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1lcxpj0.fsf@igel.home/mbox/"},{"id":99271,"url":"https://patchwork.plctlab.org/api/1.2/patches/99271/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-26T03:12:14","name":"PR22263 ld test, riscv fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHAjjvo+Ldk5OyAQ@squeak.grove.modra.org/mbox/"},{"id":99314,"url":"https://patchwork.plctlab.org/api/1.2/patches/99314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:29","name":"[COMMITTED] libsframe: use uint8_t data type for FRE info related stubs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-1-indu.bhagat@oracle.com/mbox/"},{"id":99315,"url":"https://patchwork.plctlab.org/api/1.2/patches/99315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:30","name":"[COMMITTED] libsframe: use const char * consistently for immutable FRE buffers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-2-indu.bhagat@oracle.com/mbox/"},{"id":99316,"url":"https://patchwork.plctlab.org/api/1.2/patches/99316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:31","name":"[COMMITTED] libsframe: revisit sframe_find_fre API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-3-indu.bhagat@oracle.com/mbox/"},{"id":99317,"url":"https://patchwork.plctlab.org/api/1.2/patches/99317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/","msgid":"<20230526070132.4185600-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-05-26T07:01:32","name":"[COMMITTED] sframe/doc: minor improvements for readability","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526070132.4185600-4-indu.bhagat@oracle.com/mbox/"},{"id":99387,"url":"https://patchwork.plctlab.org/api/1.2/patches/99387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:28","name":"[v5,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-2-mengqinggang@loongson.cn/mbox/"},{"id":99397,"url":"https://patchwork.plctlab.org/api/1.2/patches/99397/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:29","name":"[v5,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-3-mengqinggang@loongson.cn/mbox/"},{"id":99391,"url":"https://patchwork.plctlab.org/api/1.2/patches/99391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:30","name":"[v5,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-4-mengqinggang@loongson.cn/mbox/"},{"id":99393,"url":"https://patchwork.plctlab.org/api/1.2/patches/99393/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:31","name":"[v5,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-5-mengqinggang@loongson.cn/mbox/"},{"id":99385,"url":"https://patchwork.plctlab.org/api/1.2/patches/99385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:32","name":"[v5,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-6-mengqinggang@loongson.cn/mbox/"},{"id":99370,"url":"https://patchwork.plctlab.org/api/1.2/patches/99370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/","msgid":"<20230526073833.3933735-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-05-26T07:38:33","name":"[v5,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526073833.3933735-7-mengqinggang@loongson.cn/mbox/"},{"id":99406,"url":"https://patchwork.plctlab.org/api/1.2/patches/99406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/","msgid":"<20230526082648.1503574-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-05-26T08:26:48","name":"x86: Add Evw to emit w suffix for several instrctions for word ptr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526082648.1503574-1-haochen.jiang@intel.com/mbox/"},{"id":99429,"url":"https://patchwork.plctlab.org/api/1.2/patches/99429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/","msgid":"<20230526101358.787593-1-jun.zhang@intel.com>","list_archive_url":null,"date":"2023-05-26T10:13:58","name":"Enable x86-64-fred-intel and x86-64-lkgs-intel test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526101358.787593-1-jun.zhang@intel.com/mbox/"},{"id":99644,"url":"https://patchwork.plctlab.org/api/1.2/patches/99644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195407.2663991-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:54:07","name":"gprofng: 29470 The test suite should be made more flexible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195407.2663991-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99645,"url":"https://patchwork.plctlab.org/api/1.2/patches/99645/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/","msgid":"<20230526195518.2664720-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-05-26T19:55:18","name":"gprofng: Fix -Wsign-compare warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230526195518.2664720-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":99734,"url":"https://patchwork.plctlab.org/api/1.2/patches/99734/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/","msgid":"<20230527013620.65127-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-05-27T01:36:20","name":"[PR,ld/22263] RISC-V: Avoid spurious R_RISCV_NONE for pr22263-1 test.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230527013620.65127-1-nelson@rivosinc.com/mbox/"},{"id":100526,"url":"https://patchwork.plctlab.org/api/1.2/patches/100526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:16","name":"Regen binutils POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5vB0C7IPf7sCX@squeak.grove.modra.org/mbox/"},{"id":100527,"url":"https://patchwork.plctlab.org/api/1.2/patches/100527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:21:55","name":"Delete include/aout/encap.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV544m6nKA2ck7Q@squeak.grove.modra.org/mbox/"},{"id":100529,"url":"https://patchwork.plctlab.org/api/1.2/patches/100529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:23","name":"Don'\''t define COFF_MAGIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV5/28XpXf2d9Wd@squeak.grove.modra.org/mbox/"},{"id":100528,"url":"https://patchwork.plctlab.org/api/1.2/patches/100528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:22:59","name":"Define IMAGE_FILE_MACHINE_ARMNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6I0KUQQFhewlR@squeak.grove.modra.org/mbox/"},{"id":100530,"url":"https://patchwork.plctlab.org/api/1.2/patches/100530/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-05-30T04:23:54","name":"arm-pe objdump -P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHV6WtRazoQ6jCEo@squeak.grove.modra.org/mbox/"},{"id":101020,"url":"https://patchwork.plctlab.org/api/1.2/patches/101020/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:47","name":"[1/6] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-2-hjl.tools@gmail.com/mbox/"},{"id":101025,"url":"https://patchwork.plctlab.org/api/1.2/patches/101025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:48","name":"[2/6] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-3-hjl.tools@gmail.com/mbox/"},{"id":101028,"url":"https://patchwork.plctlab.org/api/1.2/patches/101028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:49","name":"[3/6] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-4-hjl.tools@gmail.com/mbox/"},{"id":101022,"url":"https://patchwork.plctlab.org/api/1.2/patches/101022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:50","name":"[4/6] binutils: Add a --strip-sections test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-5-hjl.tools@gmail.com/mbox/"},{"id":101027,"url":"https://patchwork.plctlab.org/api/1.2/patches/101027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:51","name":"[5/6] ld: Add tests for -z nosectionheader and --strip-sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-6-hjl.tools@gmail.com/mbox/"},{"id":101021,"url":"https://patchwork.plctlab.org/api/1.2/patches/101021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/","msgid":"<20230530171252.269552-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-30T17:12:52","name":"[6/6] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230530171252.269552-7-hjl.tools@gmail.com/mbox/"},{"id":101296,"url":"https://patchwork.plctlab.org/api/1.2/patches/101296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/","msgid":"<87a5xkua9s.fsf@redhat.com>","list_archive_url":null,"date":"2023-05-31T09:21:03","name":"Commit: elfxx-loongarch64.c: Fix printf formatting issues.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87a5xkua9s.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-05/mbox/"},{"id":23,"url":"https://patchwork.plctlab.org/api/1.2/bundles/23/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-06","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":101537,"url":"https://patchwork.plctlab.org/api/1.2/patches/101537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/","msgid":"<20230531162856.48916-1-gianluca@rivosinc.com>","list_archive_url":null,"date":"2023-05-31T16:28:56","name":"[RFC,v2] RISC-V: Support Zacas extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531162856.48916-1-gianluca@rivosinc.com/mbox/"},{"id":101579,"url":"https://patchwork.plctlab.org/api/1.2/patches/101579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:11","name":"[v2,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-2-hjl.tools@gmail.com/mbox/"},{"id":101576,"url":"https://patchwork.plctlab.org/api/1.2/patches/101576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:12","name":"[v2,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-3-hjl.tools@gmail.com/mbox/"},{"id":101578,"url":"https://patchwork.plctlab.org/api/1.2/patches/101578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:13","name":"[v2,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-4-hjl.tools@gmail.com/mbox/"},{"id":101572,"url":"https://patchwork.plctlab.org/api/1.2/patches/101572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:14","name":"[v2,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-5-hjl.tools@gmail.com/mbox/"},{"id":101573,"url":"https://patchwork.plctlab.org/api/1.2/patches/101573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:15","name":"[v2,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-6-hjl.tools@gmail.com/mbox/"},{"id":101580,"url":"https://patchwork.plctlab.org/api/1.2/patches/101580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:16","name":"[v2,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-7-hjl.tools@gmail.com/mbox/"},{"id":101574,"url":"https://patchwork.plctlab.org/api/1.2/patches/101574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/","msgid":"<20230531200617.951996-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-05-31T20:06:17","name":"[v2,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230531200617.951996-8-hjl.tools@gmail.com/mbox/"},{"id":101625,"url":"https://patchwork.plctlab.org/api/1.2/patches/101625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:28:50","name":"Remove BFD_FAIL in cpu-sh.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmQsTZbxX1yUIq@squeak.grove.modra.org/mbox/"},{"id":101626,"url":"https://patchwork.plctlab.org/api/1.2/patches/101626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:30:05","name":"section_by_target_index memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfmjU0Ft5Jrcj3c@squeak.grove.modra.org/mbox/"},{"id":101627,"url":"https://patchwork.plctlab.org/api/1.2/patches/101627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:31:35","name":"bfd_close and target free_cached_memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfm5/WNQaE4NSYR@squeak.grove.modra.org/mbox/"},{"id":101628,"url":"https://patchwork.plctlab.org/api/1.2/patches/101628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-01T00:33:05","name":"Harden PowerPC64 OPD handling against fuzzers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHfnQckZnox2uLOu@squeak.grove.modra.org/mbox/"},{"id":101754,"url":"https://patchwork.plctlab.org/api/1.2/patches/101754/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/","msgid":"<20230601061610.2614564-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T06:16:10","name":"[COMMITTED] libsframe: minor fixups in flip_fre related functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601061610.2614564-1-indu.bhagat@oracle.com/mbox/"},{"id":102114,"url":"https://patchwork.plctlab.org/api/1.2/patches/102114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/","msgid":"<20230601173312.3176329-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-01T17:33:12","name":"[COMMITTED] libsframe: avoid using magic number","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230601173312.3176329-1-indu.bhagat@oracle.com/mbox/"},{"id":102244,"url":"https://patchwork.plctlab.org/api/1.2/patches/102244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:13","name":"Minor objcopy optimisation for copy_relocations_in_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxDSYR0EtVi6dY@squeak.grove.modra.org/mbox/"},{"id":102245,"url":"https://patchwork.plctlab.org/api/1.2/patches/102245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-02T00:00:57","name":"loongarch readelf support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZHkxOZ+7zNpFcAUv@squeak.grove.modra.org/mbox/"},{"id":102407,"url":"https://patchwork.plctlab.org/api/1.2/patches/102407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/","msgid":"<20230602092410.2841184-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-02T09:24:10","name":"LoongArch: gas: Relocations simplification when -mno-relax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602092410.2841184-1-mengqinggang@loongson.cn/mbox/"},{"id":102680,"url":"https://patchwork.plctlab.org/api/1.2/patches/102680/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/","msgid":"<20230602192527.1532280-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-02T19:25:27","name":"ELF: Don'\''t warn an empty PT_LOAD with the program headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230602192527.1532280-1-hjl.tools@gmail.com/mbox/"},{"id":102961,"url":"https://patchwork.plctlab.org/api/1.2/patches/102961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/","msgid":"<221f70cf-5cff-6053-7499-499d4202e90b@debian.org>","list_archive_url":null,"date":"2023-06-04T06:44:45","name":"ignore lto-wrapper warnings for lto builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/221f70cf-5cff-6053-7499-499d4202e90b@debian.org/mbox/"},{"id":103136,"url":"https://patchwork.plctlab.org/api/1.2/patches/103136/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:20:34","name":"Yet another ecoff fuzzed object fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2Mwib11IEH7JDu@squeak.grove.modra.org/mbox/"},{"id":103138,"url":"https://patchwork.plctlab.org/api/1.2/patches/103138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-05T07:21:48","name":"bfd_error_on_input messages","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH2NDLgf5atBfB7S@squeak.grove.modra.org/mbox/"},{"id":103197,"url":"https://patchwork.plctlab.org/api/1.2/patches/103197/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:24","name":"[1/2] MIPS: Add n32 VECs to non-vendor elf targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-1-yunqiang.su@cipunited.com/mbox/"},{"id":103198,"url":"https://patchwork.plctlab.org/api/1.2/patches/103198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/","msgid":"<20230605102225.3566958-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-05T10:22:25","name":"[2/2] MIPS: fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605102225.3566958-2-yunqiang.su@cipunited.com/mbox/"},{"id":103356,"url":"https://patchwork.plctlab.org/api/1.2/patches/103356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:16","name":"[v3,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-2-hjl.tools@gmail.com/mbox/"},{"id":103349,"url":"https://patchwork.plctlab.org/api/1.2/patches/103349/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:17","name":"[v3,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-3-hjl.tools@gmail.com/mbox/"},{"id":103354,"url":"https://patchwork.plctlab.org/api/1.2/patches/103354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:18","name":"[v3,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-4-hjl.tools@gmail.com/mbox/"},{"id":103351,"url":"https://patchwork.plctlab.org/api/1.2/patches/103351/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:19","name":"[v3,4/7] ld: Add a simple test for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-5-hjl.tools@gmail.com/mbox/"},{"id":103353,"url":"https://patchwork.plctlab.org/api/1.2/patches/103353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:20","name":"[v3,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-6-hjl.tools@gmail.com/mbox/"},{"id":103355,"url":"https://patchwork.plctlab.org/api/1.2/patches/103355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:21","name":"[v3,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-7-hjl.tools@gmail.com/mbox/"},{"id":103350,"url":"https://patchwork.plctlab.org/api/1.2/patches/103350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/","msgid":"<20230605153222.1728119-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T15:32:22","name":"[v3,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605153222.1728119-8-hjl.tools@gmail.com/mbox/"},{"id":103383,"url":"https://patchwork.plctlab.org/api/1.2/patches/103383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/","msgid":"<20230605163327.1864428-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-05T16:33:27","name":"ELF: Add \"#pass\" to ld-elf/pr30508.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605163327.1864428-1-hjl.tools@gmail.com/mbox/"},{"id":103509,"url":"https://patchwork.plctlab.org/api/1.2/patches/103509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/","msgid":"<20230605214658.693003-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-05T21:46:58","name":"[COMMITTED] libsframe: avoid unnecessary type casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230605214658.693003-1-indu.bhagat@oracle.com/mbox/"},{"id":103542,"url":"https://patchwork.plctlab.org/api/1.2/patches/103542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:13","name":"[v2,1/3] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-1-yunqiang.su@cipunited.com/mbox/"},{"id":103543,"url":"https://patchwork.plctlab.org/api/1.2/patches/103543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:14","name":"[v2,2/3] MIPS: Ignore the symbol index for comdat-reloc-r6.d","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-2-yunqiang.su@cipunited.com/mbox/"},{"id":103544,"url":"https://patchwork.plctlab.org/api/1.2/patches/103544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/","msgid":"<20230606040315.4000351-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-06T04:03:15","name":"[v2,3/3] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606040315.4000351-3-yunqiang.su@cipunited.com/mbox/"},{"id":103614,"url":"https://patchwork.plctlab.org/api/1.2/patches/103614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/","msgid":"<20230606074856.3463253-1-lei.wang@oss.cipunited.com>","list_archive_url":null,"date":"2023-06-06T07:49:13","name":"[v2] Add GINV(+VIRT) ASE for MIPSr6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606074856.3463253-1-lei.wang@oss.cipunited.com/mbox/"},{"id":104005,"url":"https://patchwork.plctlab.org/api/1.2/patches/104005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-2-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:40","name":"[v4,1/7] ELF: Strip section header in ELF objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-2-hjl.tools@gmail.com/mbox/"},{"id":104004,"url":"https://patchwork.plctlab.org/api/1.2/patches/104004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-3-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:41","name":"[v4,2/7] ELF: Discard non-alloc sections without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-3-hjl.tools@gmail.com/mbox/"},{"id":104009,"url":"https://patchwork.plctlab.org/api/1.2/patches/104009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-4-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:42","name":"[v4,3/7] bfd: Improve nm and objdump without section header","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-4-hjl.tools@gmail.com/mbox/"},{"id":104008,"url":"https://patchwork.plctlab.org/api/1.2/patches/104008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-5-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:43","name":"[v4,4/7] ld: Add simple tests for -z nosectionheader","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-5-hjl.tools@gmail.com/mbox/"},{"id":104006,"url":"https://patchwork.plctlab.org/api/1.2/patches/104006/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-6-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:44","name":"[v4,5/7] binutils: Add a --strip-section-headers test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-6-hjl.tools@gmail.com/mbox/"},{"id":104010,"url":"https://patchwork.plctlab.org/api/1.2/patches/104010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-7-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:45","name":"[v4,6/7] ld: Add tests for -z nosectionheader and --strip-section-headers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-7-hjl.tools@gmail.com/mbox/"},{"id":104007,"url":"https://patchwork.plctlab.org/api/1.2/patches/104007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/","msgid":"<20230606175846.399377-8-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-06T17:58:46","name":"[v4,7/7] ld: Add -z nosectionheader test to bootstrap.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230606175846.399377-8-hjl.tools@gmail.com/mbox/"},{"id":104157,"url":"https://patchwork.plctlab.org/api/1.2/patches/104157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/","msgid":"<20230607001219.1262641-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T00:12:19","name":"[COMMITTED] libsframe: fix cosmetic issues and typos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607001219.1262641-1-indu.bhagat@oracle.com/mbox/"},{"id":104187,"url":"https://patchwork.plctlab.org/api/1.2/patches/104187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:10","name":"objcopy memory leaks after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kqvEBzDihSIXm@squeak.grove.modra.org/mbox/"},{"id":104188,"url":"https://patchwork.plctlab.org/api/1.2/patches/104188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:00:47","name":"bfd/elf.c strtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/kzy91Kw/7oe/D@squeak.grove.modra.org/mbox/"},{"id":104189,"url":"https://patchwork.plctlab.org/api/1.2/patches/104189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T02:01:50","name":"Memory leaks in bfd/vms-lib.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZH/lDst5YNSnH53k@squeak.grove.modra.org/mbox/"},{"id":104228,"url":"https://patchwork.plctlab.org/api/1.2/patches/104228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T04:53:11","name":"_bfd_free_cached_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIANNwcg5+tkbCiv@squeak.grove.modra.org/mbox/"},{"id":104370,"url":"https://patchwork.plctlab.org/api/1.2/patches/104370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-07T09:34:12","name":"ld-elf/eh5 remove xfail hppa64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIBPFJst5wp+jM/O@squeak.grove.modra.org/mbox/"},{"id":104777,"url":"https://patchwork.plctlab.org/api/1.2/patches/104777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/","msgid":"<20230607235757.4174552-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-07T23:57:57","name":"[COMMITTED] libsframe: reuse static function sframe_decoder_get_funcdesc_at_index","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230607235757.4174552-1-indu.bhagat@oracle.com/mbox/"},{"id":104818,"url":"https://patchwork.plctlab.org/api/1.2/patches/104818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:34","name":"[1/2] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-2-indu.bhagat@oracle.com/mbox/"},{"id":104819,"url":"https://patchwork.plctlab.org/api/1.2/patches/104819/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/","msgid":"<20230608044935.4183325-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-08T04:49:35","name":"[2/2] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608044935.4183325-3-indu.bhagat@oracle.com/mbox/"},{"id":105015,"url":"https://patchwork.plctlab.org/api/1.2/patches/105015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/","msgid":"<20230608155214.32435-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-08T15:52:14","name":"RISC-V: Move __global_pointer$ to .sdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230608155214.32435-1-palmer@rivosinc.com/mbox/"},{"id":105186,"url":"https://patchwork.plctlab.org/api/1.2/patches/105186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/","msgid":"<20230609004717.30486-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-06-09T00:47:17","name":"RISC-V: PR29823, defined the missing elf_backend_obj_attrs_handle_unknown.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609004717.30486-1-nelson@rivosinc.com/mbox/"},{"id":105286,"url":"https://patchwork.plctlab.org/api/1.2/patches/105286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:27","name":"ecoff find_nearest_line and final link leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCF8nLyVb4FoJ4@squeak.grove.modra.org/mbox/"},{"id":105287,"url":"https://patchwork.plctlab.org/api/1.2/patches/105287/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-09T06:09:57","name":"readelf/objdump remember_state memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZILCNa0O8HoJZZAo@squeak.grove.modra.org/mbox/"},{"id":105603,"url":"https://patchwork.plctlab.org/api/1.2/patches/105603/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-09T12:30:26","name":"x86: shrink Masking insn attribute to a single bit (boolean)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad4cdc08-a78e-49ee-d650-bd5a8ebc164b@suse.com/mbox/"},{"id":105785,"url":"https://patchwork.plctlab.org/api/1.2/patches/105785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:21","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-1-indu.bhagat@oracle.com/mbox/"},{"id":105786,"url":"https://patchwork.plctlab.org/api/1.2/patches/105786/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/","msgid":"<20230609192822.2471957-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-09T19:28:22","name":"[COMMITTED] libsframe: testsuite: add sframe_find_fre tests for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230609192822.2471957-2-indu.bhagat@oracle.com/mbox/"},{"id":106323,"url":"https://patchwork.plctlab.org/api/1.2/patches/106323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/","msgid":"<20230612083649.907511-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-12T08:36:49","name":"LoongArch: Add fcsr register names support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230612083649.907511-1-chenfeiyang@loongson.cn/mbox/"},{"id":107171,"url":"https://patchwork.plctlab.org/api/1.2/patches/107171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/","msgid":"<20230613080712.1651120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-13T08:07:12","name":"LoongArch: Fix ld \"undefined reference\" error with --enable-shared","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613080712.1651120-1-mengqinggang@loongson.cn/mbox/"},{"id":107373,"url":"https://patchwork.plctlab.org/api/1.2/patches/107373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:39","name":"[1/4] RISC-V: Minimal support of ZC extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-2-jiawei@iscas.ac.cn/mbox/"},{"id":107375,"url":"https://patchwork.plctlab.org/api/1.2/patches/107375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:40","name":"[2/4] RISC-V: Add Zca extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-3-jiawei@iscas.ac.cn/mbox/"},{"id":107377,"url":"https://patchwork.plctlab.org/api/1.2/patches/107377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:41","name":"[3/4] RISC-V: Add Zcf extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-4-jiawei@iscas.ac.cn/mbox/"},{"id":107378,"url":"https://patchwork.plctlab.org/api/1.2/patches/107378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/","msgid":"<20230613132342.783814-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:23:42","name":"[4/4] RISC-V: Add Zcd extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613132342.783814-5-jiawei@iscas.ac.cn/mbox/"},{"id":107381,"url":"https://patchwork.plctlab.org/api/1.2/patches/107381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:50","name":"[1/2] RISC-V: Add Zcb extension supports.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-1-jiawei@iscas.ac.cn/mbox/"},{"id":107380,"url":"https://patchwork.plctlab.org/api/1.2/patches/107380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/","msgid":"<20230613133851.786238-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-06-13T13:38:51","name":"[2/2] RISC-V: Add Zcb extension testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230613133851.786238-2-jiawei@iscas.ac.cn/mbox/"},{"id":107632,"url":"https://patchwork.plctlab.org/api/1.2/patches/107632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/","msgid":"<20230614000148.10989-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:46","name":"[v2,1/3] Add MIPS Allegrex CPU as a MIPS2-based CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-2-david@davidgf.es/mbox/"},{"id":107631,"url":"https://patchwork.plctlab.org/api/1.2/patches/107631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/","msgid":"<20230614000148.10989-3-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:47","name":"[v2,2/3] Add rotation instructions to MIPS Allegrex CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-3-david@davidgf.es/mbox/"},{"id":107630,"url":"https://patchwork.plctlab.org/api/1.2/patches/107630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/","msgid":"<20230614000148.10989-4-david@davidgf.es>","list_archive_url":null,"date":"2023-06-14T00:01:48","name":"[v2,3/3] Add additional missing Allegrex CPU instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230614000148.10989-4-david@davidgf.es/mbox/"},{"id":107698,"url":"https://patchwork.plctlab.org/api/1.2/patches/107698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-14T04:57:35","name":"asprintf memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIlIv23B00XAlvGU@squeak.grove.modra.org/mbox/"},{"id":107914,"url":"https://patchwork.plctlab.org/api/1.2/patches/107914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-14T11:53:44","name":"riscv: Use run-time endianess for floating point literals","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvma5x245vb.fsf@suse.de/mbox/"},{"id":107999,"url":"https://patchwork.plctlab.org/api/1.2/patches/107999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/","msgid":"<87ttva3xik.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-14T14:54:11","name":"commit: Add expected failures for some bfin linker tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87ttva3xik.fsf@redhat.com/mbox/"},{"id":108238,"url":"https://patchwork.plctlab.org/api/1.2/patches/108238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-15T02:40:15","name":"vms write_archive memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZIp6D6Of0QqK1XT0@squeak.grove.modra.org/mbox/"},{"id":108244,"url":"https://patchwork.plctlab.org/api/1.2/patches/108244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:50:33","name":"[committed] GAS/doc: Correct Tag_GNU_MIPS_ABI_MSA attribute description","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150402280.64925@angie.orcam.me.uk/mbox/"},{"id":108247,"url":"https://patchwork.plctlab.org/api/1.2/patches/108247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T03:51:53","name":"[committed] MIPS/GAS/testsuite: Fix `-modd-spreg'\''/`-mno-odd-spreg'\'' test invocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306150403370.64925@angie.orcam.me.uk/mbox/"},{"id":108432,"url":"https://patchwork.plctlab.org/api/1.2/patches/108432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-15T11:09:26","name":"[0/2] riscv: Fix gas when encoding BE floats/doubles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49843D0F7C0438ADEB19172E985BA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":108551,"url":"https://patchwork.plctlab.org/api/1.2/patches/108551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-06-15T14:24:56","name":"[committed] binutils/NEWS: Mention Sony Allegrex MIPS CPU support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2306151520460.64925@angie.orcam.me.uk/mbox/"},{"id":108800,"url":"https://patchwork.plctlab.org/api/1.2/patches/108800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/","msgid":"<20230616031610.3982906-1-chenfeiyang@loongson.cn>","list_archive_url":null,"date":"2023-06-16T03:16:10","name":"[v2] LoongArch: Support referring to FCSRs as $fcsrX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616031610.3982906-1-chenfeiyang@loongson.cn/mbox/"},{"id":108836,"url":"https://patchwork.plctlab.org/api/1.2/patches/108836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:54","name":"[v3,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-2-yunqiang.su@cipunited.com/mbox/"},{"id":108840,"url":"https://patchwork.plctlab.org/api/1.2/patches/108840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:55","name":"[v3,2/7] MIPS: default r6 if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-3-yunqiang.su@cipunited.com/mbox/"},{"id":108842,"url":"https://patchwork.plctlab.org/api/1.2/patches/108842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:56","name":"[v3,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-4-yunqiang.su@cipunited.com/mbox/"},{"id":108847,"url":"https://patchwork.plctlab.org/api/1.2/patches/108847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:57","name":"[v3,3/7] MIPS: fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-5-yunqiang.su@cipunited.com/mbox/"},{"id":108843,"url":"https://patchwork.plctlab.org/api/1.2/patches/108843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:58","name":"[v3,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-6-yunqiang.su@cipunited.com/mbox/"},{"id":108851,"url":"https://patchwork.plctlab.org/api/1.2/patches/108851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:24:59","name":"[v3,4/7] MIPS: fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-7-yunqiang.su@cipunited.com/mbox/"},{"id":108844,"url":"https://patchwork.plctlab.org/api/1.2/patches/108844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:00","name":"[v3,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-8-yunqiang.su@cipunited.com/mbox/"},{"id":108848,"url":"https://patchwork.plctlab.org/api/1.2/patches/108848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-9-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:01","name":"[v3,5/7] MIPS: fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-9-yunqiang.su@cipunited.com/mbox/"},{"id":108846,"url":"https://patchwork.plctlab.org/api/1.2/patches/108846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-10-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:02","name":"[v3,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-10-yunqiang.su@cipunited.com/mbox/"},{"id":108857,"url":"https://patchwork.plctlab.org/api/1.2/patches/108857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-11-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:03","name":"[v3,6/7] MIPS: disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-11-yunqiang.su@cipunited.com/mbox/"},{"id":108863,"url":"https://patchwork.plctlab.org/api/1.2/patches/108863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/","msgid":"<20230616062504.1713904-12-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:25:04","name":"[v3,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616062504.1713904-12-yunqiang.su@cipunited.com/mbox/"},{"id":108869,"url":"https://patchwork.plctlab.org/api/1.2/patches/108869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:06","name":"[v4,1/7] MIPS: Gas: alter 64 or 32 for mipsisa triples if march is implicit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-2-yunqiang.su@cipunited.com/mbox/"},{"id":108870,"url":"https://patchwork.plctlab.org/api/1.2/patches/108870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:07","name":"[v4,2/7] MIPS: Set r6 as default arch if vendor is img","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-3-yunqiang.su@cipunited.com/mbox/"},{"id":108878,"url":"https://patchwork.plctlab.org/api/1.2/patches/108878/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:08","name":"[v4,3/7] MIPS: Fix r6 testsuites","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-4-yunqiang.su@cipunited.com/mbox/"},{"id":108875,"url":"https://patchwork.plctlab.org/api/1.2/patches/108875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:09","name":"[v4,4/7] MIPS: Fix -gnuabi64 testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-5-yunqiang.su@cipunited.com/mbox/"},{"id":108876,"url":"https://patchwork.plctlab.org/api/1.2/patches/108876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:10","name":"[v4,5/7] MIPS: Fix some ld testcases with compiler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-6-yunqiang.su@cipunited.com/mbox/"},{"id":108874,"url":"https://patchwork.plctlab.org/api/1.2/patches/108874/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-7-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:11","name":"[v4,6/7] MIPS: Disable fix-rm7000-2 and llpscp-64 if not has_newabi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-7-yunqiang.su@cipunited.com/mbox/"},{"id":108877,"url":"https://patchwork.plctlab.org/api/1.2/patches/108877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/","msgid":"<20230616063412.1715024-8-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T06:34:12","name":"[v4,7/7] MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616063412.1715024-8-yunqiang.su@cipunited.com/mbox/"},{"id":108891,"url":"https://patchwork.plctlab.org/api/1.2/patches/108891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:35","name":"[v3,1/2] MIPS: Add MT ASE support for micromips32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-1-yunqiang.su@cipunited.com/mbox/"},{"id":108892,"url":"https://patchwork.plctlab.org/api/1.2/patches/108892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/","msgid":"<20230616072536.1805704-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-16T07:25:36","name":"[v3,2/2] MIPS: Sync oprand char usage between mips and micromips","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230616072536.1805704-2-yunqiang.su@cipunited.com/mbox/"},{"id":108895,"url":"https://patchwork.plctlab.org/api/1.2/patches/108895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/","msgid":"<503caac8-8824-823a-81c2-762cba207cb6@suse.com>","list_archive_url":null,"date":"2023-06-16T07:30:41","name":"[1/4] x86: optimize pre-AVX512 {,V}PCMPEQQ with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/503caac8-8824-823a-81c2-762cba207cb6@suse.com/mbox/"},{"id":108896,"url":"https://patchwork.plctlab.org/api/1.2/patches/108896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/","msgid":"<7141b586-9711-aef0-7f28-5d4489478f1b@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:12","name":"[2/4] x86: optimize pre-AVX512 {,V}PCMPGT* with identical sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7141b586-9711-aef0-7f28-5d4489478f1b@suse.com/mbox/"},{"id":108899,"url":"https://patchwork.plctlab.org/api/1.2/patches/108899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/","msgid":"<3e1b884e-7312-8546-ebdc-ac513a199858@suse.com>","list_archive_url":null,"date":"2023-06-16T07:31:41","name":"[3/4] x86: optimize 128-bit VPBROADCASTQ to VPUNPCKLQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3e1b884e-7312-8546-ebdc-ac513a199858@suse.com/mbox/"},{"id":108900,"url":"https://patchwork.plctlab.org/api/1.2/patches/108900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/","msgid":"<08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com>","list_archive_url":null,"date":"2023-06-16T07:32:40","name":"[4/4] x86: provide a 128-bit VBROADCASTSD pseudo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/08bf9dc9-5616-7dce-a094-d2ea799c92bf@suse.com/mbox/"},{"id":109009,"url":"https://patchwork.plctlab.org/api/1.2/patches/109009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:29","name":"[1/5] x86: re-work EVEX-z-without-masking check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8f64771-eb63-2df3-b03b-8ed1cf3b4310@suse.com/mbox/"},{"id":109010,"url":"https://patchwork.plctlab.org/api/1.2/patches/109010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T10:15:55","name":"[2/5] x86: flag EVEX.z set when destination is a mask register","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c7e5b576-f830-7493-74c1-66c05155fbec@suse.com/mbox/"},{"id":109011,"url":"https://patchwork.plctlab.org/api/1.2/patches/109011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/","msgid":"<65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:20","name":"[3/5] x86: flag EVEX.z set when destination is memory","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65872bf7-36c2-0a0a-8992-38a0843a897d@suse.com/mbox/"},{"id":109013,"url":"https://patchwork.plctlab.org/api/1.2/patches/109013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/","msgid":"<2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com>","list_archive_url":null,"date":"2023-06-16T10:16:44","name":"[4/5] x86: flag EVEX masking when destination is GPR(-like)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2574a7d2-68aa-70e3-c5da-fc726c952c22@suse.com/mbox/"},{"id":109017,"url":"https://patchwork.plctlab.org/api/1.2/patches/109017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/","msgid":"<33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com>","list_archive_url":null,"date":"2023-06-16T10:17:26","name":"[5/5] x86: flag bad EVEX masking for miscellaneous insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33c2fa9f-1f8e-bed0-8653-39eb876fb0b3@suse.com/mbox/"},{"id":109088,"url":"https://patchwork.plctlab.org/api/1.2/patches/109088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/","msgid":"","list_archive_url":null,"date":"2023-06-16T12:34:06","name":"x86: fix expansion of %XV","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3adbb3-02d0-3fea-f154-ece44bed7b60@suse.com/mbox/"},{"id":109639,"url":"https://patchwork.plctlab.org/api/1.2/patches/109639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/","msgid":"<648f4180.a70a0220.a7021.407c@mx.google.com>","list_archive_url":null,"date":"2023-06-18T17:40:13","name":"[V3] optimize handle_COMDAT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/648f4180.a70a0220.a7021.407c@mx.google.com/mbox/"},{"id":110435,"url":"https://patchwork.plctlab.org/api/1.2/patches/110435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-06-20T11:43:07","name":"[0/1] riscv: Ensure LE instruction fetching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/AM6PR03MB49848E63E54AAB7B7C0D80E4985CA@AM6PR03MB4984.eurprd03.prod.outlook.com/mbox/"},{"id":110613,"url":"https://patchwork.plctlab.org/api/1.2/patches/110613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/","msgid":"<20230620164436.432481-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T16:44:36","name":"x86: Don'\''t check if AVX512 template requires AVX512VL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620164436.432481-1-hjl.tools@gmail.com/mbox/"},{"id":110703,"url":"https://patchwork.plctlab.org/api/1.2/patches/110703/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/","msgid":"<20230620223204.629663-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-20T22:32:04","name":"x86: Free the symbol buffer and the relocation buffer after use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230620223204.629663-1-hjl.tools@gmail.com/mbox/"},{"id":110789,"url":"https://patchwork.plctlab.org/api/1.2/patches/110789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:20:36","name":"macho-o.c don'\''t leak strtab","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKWtMcKv3ZBw0Cq@squeak.grove.modra.org/mbox/"},{"id":110790,"url":"https://patchwork.plctlab.org/api/1.2/patches/110790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T06:21:12","name":"elf32_arm_get_synthetic_symtab memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJKW2M//EO8S5UUV@squeak.grove.modra.org/mbox/"},{"id":110832,"url":"https://patchwork.plctlab.org/api/1.2/patches/110832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/","msgid":"<20230621072732.1652861-1-lili.cui@intel.com>","list_archive_url":null,"date":"2023-06-21T07:27:32","name":"gprofng: Update intel url","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230621072732.1652861-1-lili.cui@intel.com/mbox/"},{"id":110979,"url":"https://patchwork.plctlab.org/api/1.2/patches/110979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/","msgid":"<87352l6qjc.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T10:47:03","name":"Commit: Fix PR 29072 test with --enable-default-execstack=no","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87352l6qjc.fsf@redhat.com/mbox/"},{"id":110983,"url":"https://patchwork.plctlab.org/api/1.2/patches/110983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/","msgid":"<87zg4t5awt.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-21T11:09:54","name":"Commit: Prune warnings about -z execstack when --enable-warn-execstack=yes has been used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg4t5awt.fsf@redhat.com/mbox/"},{"id":111025,"url":"https://patchwork.plctlab.org/api/1.2/patches/111025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-21T13:37:48","name":"[GOLD] PR30536, ppc64el gold linker produces unusable clang-16 binary","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJL9LBr/Zuvjc+Yv@squeak.grove.modra.org/mbox/"},{"id":111790,"url":"https://patchwork.plctlab.org/api/1.2/patches/111790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/","msgid":"<20230622193759.737009-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-06-22T19:37:59","name":"Revert \"x86: Don'\''t check if AVX512 template requires AVX512VL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622193759.737009-1-hjl.tools@gmail.com/mbox/"},{"id":111837,"url":"https://patchwork.plctlab.org/api/1.2/patches/111837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/","msgid":"<20230622232510.49099-1-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:09","name":"[1/2] Exclude trap instructions for MIPS Allegrex","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-1-david@davidgf.es/mbox/"},{"id":111838,"url":"https://patchwork.plctlab.org/api/1.2/patches/111838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/","msgid":"<20230622232510.49099-2-david@davidgf.es>","list_archive_url":null,"date":"2023-06-22T23:25:10","name":"[2/2] Adding missing MIPS Allegrex instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230622232510.49099-2-david@davidgf.es/mbox/"},{"id":111911,"url":"https://patchwork.plctlab.org/api/1.2/patches/111911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:39","name":"[01/10] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-2-indu.bhagat@oracle.com/mbox/"},{"id":111910,"url":"https://patchwork.plctlab.org/api/1.2/patches/111910/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:40","name":"[02/10] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-3-indu.bhagat@oracle.com/mbox/"},{"id":111917,"url":"https://patchwork.plctlab.org/api/1.2/patches/111917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:41","name":"[03/10] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-4-indu.bhagat@oracle.com/mbox/"},{"id":111913,"url":"https://patchwork.plctlab.org/api/1.2/patches/111913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:42","name":"[04/10] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-5-indu.bhagat@oracle.com/mbox/"},{"id":111912,"url":"https://patchwork.plctlab.org/api/1.2/patches/111912/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:43","name":"[05/10] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-6-indu.bhagat@oracle.com/mbox/"},{"id":111916,"url":"https://patchwork.plctlab.org/api/1.2/patches/111916/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:44","name":"[06/10] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-7-indu.bhagat@oracle.com/mbox/"},{"id":111919,"url":"https://patchwork.plctlab.org/api/1.2/patches/111919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:45","name":"[07/10] bfd: libsframe: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-8-indu.bhagat@oracle.com/mbox/"},{"id":111914,"url":"https://patchwork.plctlab.org/api/1.2/patches/111914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:46","name":"[08/10] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-9-indu.bhagat@oracle.com/mbox/"},{"id":111915,"url":"https://patchwork.plctlab.org/api/1.2/patches/111915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:47","name":"[09/10] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-10-indu.bhagat@oracle.com/mbox/"},{"id":111918,"url":"https://patchwork.plctlab.org/api/1.2/patches/111918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/","msgid":"<20230623044448.2617101-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-23T04:44:48","name":"[10/10] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230623044448.2617101-11-indu.bhagat@oracle.com/mbox/"},{"id":112090,"url":"https://patchwork.plctlab.org/api/1.2/patches/112090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:32:28","name":"lto test fails with -fno-inline in CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWCzBxYkM7kIEJT@squeak.grove.modra.org/mbox/"},{"id":112092,"url":"https://patchwork.plctlab.org/api/1.2/patches/112092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:34:50","name":"[GOLD] powerpc DT_RELACOUNT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWDWhpXisjeWfPg@squeak.grove.modra.org/mbox/"},{"id":112093,"url":"https://patchwork.plctlab.org/api/1.2/patches/112093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:39:05","name":"[GOLD] Support setting DT_RELACOUNT late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEWYg0ZOpwoMSq@squeak.grove.modra.org/mbox/"},{"id":112094,"url":"https://patchwork.plctlab.org/api/1.2/patches/112094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-06-23T11:40:38","name":"[GOLD] PowerPC64 huge branch dynamic relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZJWEtp7jDRVNckRK@squeak.grove.modra.org/mbox/"},{"id":112524,"url":"https://patchwork.plctlab.org/api/1.2/patches/112524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:49","name":"[v0,1/2] LoongArch: gas: Add LSX and LASX instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-2-mengqinggang@loongson.cn/mbox/"},{"id":112523,"url":"https://patchwork.plctlab.org/api/1.2/patches/112523/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/","msgid":"<20230625083850.1028642-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T08:38:50","name":"[v0,2/2] LoongArch: gas: Add LSX and LASX instructions test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625083850.1028642-3-mengqinggang@loongson.cn/mbox/"},{"id":112533,"url":"https://patchwork.plctlab.org/api/1.2/patches/112533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/","msgid":"<20230625095540.1202120-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-25T09:55:40","name":"LoongArch: Add R_LARCH_64_PCREL relocation support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230625095540.1202120-1-mengqinggang@loongson.cn/mbox/"},{"id":112807,"url":"https://patchwork.plctlab.org/api/1.2/patches/112807/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/","msgid":"<20230626091656.31782-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-06-26T09:16:56","name":"ld - Add SYMBOL_ABI_ALIGNMENT variable and apply to __bss_start","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626091656.31782-1-krebbel@linux.ibm.com/mbox/"},{"id":112947,"url":"https://patchwork.plctlab.org/api/1.2/patches/112947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/","msgid":"<87sfaez7ut.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T13:11:22","name":"Commit: Sync config.sub and config.guess","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87sfaez7ut.fsf@redhat.com/mbox/"},{"id":112954,"url":"https://patchwork.plctlab.org/api/1.2/patches/112954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-06-26T13:50:57","name":"aarch64: Remove version dependencies from features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bf42815b-bc8c-dc64-9393-43cdbb6fbb76@e124511.cambridge.arm.com/mbox/"},{"id":112991,"url":"https://patchwork.plctlab.org/api/1.2/patches/112991/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/","msgid":"<87pm5iz3fu.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T14:46:45","name":"Commit: Update libiberty sources","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87pm5iz3fu.fsf@redhat.com/mbox/"},{"id":113014,"url":"https://patchwork.plctlab.org/api/1.2/patches/113014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-06-26T15:35:09","name":"section-match: Check parent archive name as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2306261532320.13548@wotan.suse.de/mbox/"},{"id":113046,"url":"https://patchwork.plctlab.org/api/1.2/patches/113046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/","msgid":"<87mt0myyc2.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-26T16:37:01","name":"Commit: Fix gas testsuite failures for non-ELF AArch64 toolchains","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt0myyc2.fsf@redhat.com/mbox/"},{"id":113129,"url":"https://patchwork.plctlab.org/api/1.2/patches/113129/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/","msgid":"<20230626214619.1808676-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-26T21:46:19","name":"gprofng: Add new tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230626214619.1808676-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":113414,"url":"https://patchwork.plctlab.org/api/1.2/patches/113414/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/","msgid":"<20230627124728.3563-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-06-27T12:47:28","name":"[RISC-V] Optimize GP-relative addressing for linker.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627124728.3563-1-lidie@eswincomputing.com/mbox/"},{"id":113448,"url":"https://patchwork.plctlab.org/api/1.2/patches/113448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/","msgid":"<20230627144250.16818-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-06-27T14:42:50","name":"gas: NEWS: Add the latest RISC-V extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627144250.16818-1-palmer@rivosinc.com/mbox/"},{"id":113562,"url":"https://patchwork.plctlab.org/api/1.2/patches/113562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:15","name":"[COMMITTED] libsframe: add library versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-1-indu.bhagat@oracle.com/mbox/"},{"id":113563,"url":"https://patchwork.plctlab.org/api/1.2/patches/113563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:16","name":"[COMMITTED] libsframe: remove sframe_get_funcdesc_with_addr API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-2-indu.bhagat@oracle.com/mbox/"},{"id":113574,"url":"https://patchwork.plctlab.org/api/1.2/patches/113574/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:17","name":"[COMMITTED] libsframe: add symbol versioning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-3-indu.bhagat@oracle.com/mbox/"},{"id":113569,"url":"https://patchwork.plctlab.org/api/1.2/patches/113569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:18","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_ra_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-4-indu.bhagat@oracle.com/mbox/"},{"id":113572,"url":"https://patchwork.plctlab.org/api/1.2/patches/113572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:19","name":"[COMMITTED] libsframe: update the semantics of sframe_fre_get_fp_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-5-indu.bhagat@oracle.com/mbox/"},{"id":113570,"url":"https://patchwork.plctlab.org/api/1.2/patches/113570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:20","name":"[COMMITTED] libsframe: use uint32_t for fre_type and fde_type function args","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-6-indu.bhagat@oracle.com/mbox/"},{"id":113577,"url":"https://patchwork.plctlab.org/api/1.2/patches/113577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:21","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of sframe_calc_fre_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-7-indu.bhagat@oracle.com/mbox/"},{"id":113573,"url":"https://patchwork.plctlab.org/api/1.2/patches/113573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:22","name":"[COMMITTED] libsframe: use uint8_t instead of unsigned char for abi_arch","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-8-indu.bhagat@oracle.com/mbox/"},{"id":113564,"url":"https://patchwork.plctlab.org/api/1.2/patches/113564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:23","name":"[COMMITTED] libsframe: use uint8_t for return type of sframe_fre_get_base_reg_id","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-9-indu.bhagat@oracle.com/mbox/"},{"id":113565,"url":"https://patchwork.plctlab.org/api/1.2/patches/113565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:24","name":"[COMMITTED] libsframe: use appropriate data types for args of sframe_encode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-10-indu.bhagat@oracle.com/mbox/"},{"id":113576,"url":"https://patchwork.plctlab.org/api/1.2/patches/113576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:25","name":"[COMMITTED] libsframe: bfd: use uint32_t for return type of get_num_fidx APIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-11-indu.bhagat@oracle.com/mbox/"},{"id":113578,"url":"https://patchwork.plctlab.org/api/1.2/patches/113578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/","msgid":"<20230627195126.1955051-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T19:51:26","name":"[COMMITTED] binutils/NEWS: add note about upcoming libsframe changes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627195126.1955051-12-indu.bhagat@oracle.com/mbox/"},{"id":113614,"url":"https://patchwork.plctlab.org/api/1.2/patches/113614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:17","name":"[01/12] sframe.h: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-2-indu.bhagat@oracle.com/mbox/"},{"id":113611,"url":"https://patchwork.plctlab.org/api/1.2/patches/113611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:18","name":"[02/12] gas: generate SFrame section with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-3-indu.bhagat@oracle.com/mbox/"},{"id":113615,"url":"https://patchwork.plctlab.org/api/1.2/patches/113615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:19","name":"[03/12] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-4-indu.bhagat@oracle.com/mbox/"},{"id":113612,"url":"https://patchwork.plctlab.org/api/1.2/patches/113612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:20","name":"[04/12] libsframe: add new APIs to add and get SFrame FDE in SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-5-indu.bhagat@oracle.com/mbox/"},{"id":113618,"url":"https://patchwork.plctlab.org/api/1.2/patches/113618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:21","name":"[05/12] libsframe: adjust version check in sframe_header_sanity_check_p","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-6-indu.bhagat@oracle.com/mbox/"},{"id":113616,"url":"https://patchwork.plctlab.org/api/1.2/patches/113616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:22","name":"[06/12] libsframe: testsuite: fixes for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-7-indu.bhagat@oracle.com/mbox/"},{"id":113619,"url":"https://patchwork.plctlab.org/api/1.2/patches/113619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:23","name":"[07/12] bfd: linker: add support for rep_block_size for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-8-indu.bhagat@oracle.com/mbox/"},{"id":113622,"url":"https://patchwork.plctlab.org/api/1.2/patches/113622/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:24","name":"[08/12] bfd: linker: generate SFrame sections with version SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-9-indu.bhagat@oracle.com/mbox/"},{"id":113613,"url":"https://patchwork.plctlab.org/api/1.2/patches/113613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:25","name":"[09/12] objdump/readelf: adjust for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-10-indu.bhagat@oracle.com/mbox/"},{"id":113617,"url":"https://patchwork.plctlab.org/api/1.2/patches/113617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:26","name":"[10/12] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-11-indu.bhagat@oracle.com/mbox/"},{"id":113620,"url":"https://patchwork.plctlab.org/api/1.2/patches/113620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:27","name":"[11/12] doc: sframe: add details about alignment in the SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-12-indu.bhagat@oracle.com/mbox/"},{"id":113621,"url":"https://patchwork.plctlab.org/api/1.2/patches/113621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/","msgid":"<20230627212028.2138604-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-27T21:20:28","name":"[12/12] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230627212028.2138604-13-indu.bhagat@oracle.com/mbox/"},{"id":113643,"url":"https://patchwork.plctlab.org/api/1.2/patches/113643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/","msgid":"<20230628010634.1147958-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T01:06:34","name":"PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628010634.1147958-1-maskray@google.com/mbox/"},{"id":113816,"url":"https://patchwork.plctlab.org/api/1.2/patches/113816/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:58","name":"[v5,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-2-i.swmail@xen0n.name/mbox/"},{"id":113815,"url":"https://patchwork.plctlab.org/api/1.2/patches/113815/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:50:59","name":"[v5,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-3-i.swmail@xen0n.name/mbox/"},{"id":113817,"url":"https://patchwork.plctlab.org/api/1.2/patches/113817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:00","name":"[v5,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-4-i.swmail@xen0n.name/mbox/"},{"id":113818,"url":"https://patchwork.plctlab.org/api/1.2/patches/113818/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:01","name":"[v5,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-5-i.swmail@xen0n.name/mbox/"},{"id":113820,"url":"https://patchwork.plctlab.org/api/1.2/patches/113820/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:02","name":"[v5,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-6-i.swmail@xen0n.name/mbox/"},{"id":113821,"url":"https://patchwork.plctlab.org/api/1.2/patches/113821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/","msgid":"<20230628115103.3440262-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T11:51:03","name":"[v5,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628115103.3440262-7-i.swmail@xen0n.name/mbox/"},{"id":113857,"url":"https://patchwork.plctlab.org/api/1.2/patches/113857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/","msgid":"<20230628131311.3895731-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-28T13:13:11","name":"[v2] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628131311.3895731-1-i.swmail@xen0n.name/mbox/"},{"id":114109,"url":"https://patchwork.plctlab.org/api/1.2/patches/114109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/","msgid":"<20230628231610.220112-1-maskray@google.com>","list_archive_url":null,"date":"2023-06-28T23:16:10","name":"[v2] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230628231610.220112-1-maskray@google.com/mbox/"},{"id":114173,"url":"https://patchwork.plctlab.org/api/1.2/patches/114173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:23","name":"[v6,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-2-i.swmail@xen0n.name/mbox/"},{"id":114170,"url":"https://patchwork.plctlab.org/api/1.2/patches/114170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:24","name":"[v6,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-3-i.swmail@xen0n.name/mbox/"},{"id":114175,"url":"https://patchwork.plctlab.org/api/1.2/patches/114175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:25","name":"[v6,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-4-i.swmail@xen0n.name/mbox/"},{"id":114171,"url":"https://patchwork.plctlab.org/api/1.2/patches/114171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:26","name":"[v6,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-5-i.swmail@xen0n.name/mbox/"},{"id":114172,"url":"https://patchwork.plctlab.org/api/1.2/patches/114172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:27","name":"[v6,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-6-i.swmail@xen0n.name/mbox/"},{"id":114176,"url":"https://patchwork.plctlab.org/api/1.2/patches/114176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:28","name":"[v6,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-7-i.swmail@xen0n.name/mbox/"},{"id":114174,"url":"https://patchwork.plctlab.org/api/1.2/patches/114174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/","msgid":"<20230629061029.29773-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T06:10:29","name":"[v6,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629061029.29773-8-i.swmail@xen0n.name/mbox/"},{"id":114246,"url":"https://patchwork.plctlab.org/api/1.2/patches/114246/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/","msgid":"<20230629090831.2579210-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-29T09:08:31","name":"LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629090831.2579210-1-mengqinggang@loongson.cn/mbox/"},{"id":114357,"url":"https://patchwork.plctlab.org/api/1.2/patches/114357/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:58","name":"[v7,1/7] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-2-i.swmail@xen0n.name/mbox/"},{"id":114359,"url":"https://patchwork.plctlab.org/api/1.2/patches/114359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:34:59","name":"[v7,2/7] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-3-i.swmail@xen0n.name/mbox/"},{"id":114356,"url":"https://patchwork.plctlab.org/api/1.2/patches/114356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:00","name":"[v7,3/7] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-4-i.swmail@xen0n.name/mbox/"},{"id":114363,"url":"https://patchwork.plctlab.org/api/1.2/patches/114363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:01","name":"[v7,4/7] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-5-i.swmail@xen0n.name/mbox/"},{"id":114362,"url":"https://patchwork.plctlab.org/api/1.2/patches/114362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:02","name":"[v7,5/7] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-6-i.swmail@xen0n.name/mbox/"},{"id":114360,"url":"https://patchwork.plctlab.org/api/1.2/patches/114360/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:03","name":"[v7,6/7] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-7-i.swmail@xen0n.name/mbox/"},{"id":114364,"url":"https://patchwork.plctlab.org/api/1.2/patches/114364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/","msgid":"<20230629163504.1331025-8-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-29T16:35:04","name":"[v7,7/7] LoongArch: Deprecate $v[01], $fv[01] and $x names per spec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629163504.1331025-8-i.swmail@xen0n.name/mbox/"},{"id":114368,"url":"https://patchwork.plctlab.org/api/1.2/patches/114368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/","msgid":"<20230629171839.573187-2-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:26","name":"[01/14] Add support for the Zvbb ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-2-nhuck@google.com/mbox/"},{"id":114371,"url":"https://patchwork.plctlab.org/api/1.2/patches/114371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/","msgid":"<20230629171839.573187-3-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:27","name":"[02/14] Add support for the Zvbc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-3-nhuck@google.com/mbox/"},{"id":114374,"url":"https://patchwork.plctlab.org/api/1.2/patches/114374/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/","msgid":"<20230629171839.573187-4-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:28","name":"[03/14] Add support for the Zvkg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-4-nhuck@google.com/mbox/"},{"id":114369,"url":"https://patchwork.plctlab.org/api/1.2/patches/114369/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/","msgid":"<20230629171839.573187-5-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:29","name":"[04/14] Add support for the Zvkned ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-5-nhuck@google.com/mbox/"},{"id":114373,"url":"https://patchwork.plctlab.org/api/1.2/patches/114373/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/","msgid":"<20230629171839.573187-6-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:30","name":"[05/14] Add support for the Zvknh[a,b] ISA extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-6-nhuck@google.com/mbox/"},{"id":114376,"url":"https://patchwork.plctlab.org/api/1.2/patches/114376/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/","msgid":"<20230629171839.573187-7-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:31","name":"[06/14] Add support for the Zvksed ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-7-nhuck@google.com/mbox/"},{"id":114370,"url":"https://patchwork.plctlab.org/api/1.2/patches/114370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/","msgid":"<20230629171839.573187-8-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:32","name":"[07/14] Adds support for the Zvksh ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-8-nhuck@google.com/mbox/"},{"id":114377,"url":"https://patchwork.plctlab.org/api/1.2/patches/114377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/","msgid":"<20230629171839.573187-9-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:33","name":"[08/14] Add support for the Zvkn ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-9-nhuck@google.com/mbox/"},{"id":114381,"url":"https://patchwork.plctlab.org/api/1.2/patches/114381/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/","msgid":"<20230629171839.573187-10-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:34","name":"[09/14] Allow nested implications for extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-10-nhuck@google.com/mbox/"},{"id":114382,"url":"https://patchwork.plctlab.org/api/1.2/patches/114382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/","msgid":"<20230629171839.573187-11-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:35","name":"[10/14] Add support for the Zvkng ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-11-nhuck@google.com/mbox/"},{"id":114372,"url":"https://patchwork.plctlab.org/api/1.2/patches/114372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/","msgid":"<20230629171839.573187-12-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:36","name":"[11/14] Add support for the Zvks ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-12-nhuck@google.com/mbox/"},{"id":114375,"url":"https://patchwork.plctlab.org/api/1.2/patches/114375/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/","msgid":"<20230629171839.573187-13-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:37","name":"[12/14] Add support for the Zvksg ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-13-nhuck@google.com/mbox/"},{"id":114378,"url":"https://patchwork.plctlab.org/api/1.2/patches/114378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/","msgid":"<20230629171839.573187-14-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:38","name":"[13/14] Add support for the Zvknc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-14-nhuck@google.com/mbox/"},{"id":114383,"url":"https://patchwork.plctlab.org/api/1.2/patches/114383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/","msgid":"<20230629171839.573187-15-nhuck@google.com>","list_archive_url":null,"date":"2023-06-29T17:18:39","name":"[14/14] Add support for the Zvksc ISA extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629171839.573187-15-nhuck@google.com/mbox/"},{"id":114391,"url":"https://patchwork.plctlab.org/api/1.2/patches/114391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/","msgid":"<20230629182618.2351051-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T18:26:18","name":"[COMMITTED] libsframe: fix sframe_find_fre for pltN entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629182618.2351051-1-indu.bhagat@oracle.com/mbox/"},{"id":114494,"url":"https://patchwork.plctlab.org/api/1.2/patches/114494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:23","name":"[COMMITTED] libsframe: add new APIs to get SFrame version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-1-indu.bhagat@oracle.com/mbox/"},{"id":114496,"url":"https://patchwork.plctlab.org/api/1.2/patches/114496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:24","name":"[COMMITTED] sframe: bfd: gas: ld: format bump to SFrame version 2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-2-indu.bhagat@oracle.com/mbox/"},{"id":114492,"url":"https://patchwork.plctlab.org/api/1.2/patches/114492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:25","name":"[COMMITTED] doc: sframe: update specification for SFRAME_VERSION_2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-3-indu.bhagat@oracle.com/mbox/"},{"id":114491,"url":"https://patchwork.plctlab.org/api/1.2/patches/114491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/","msgid":"<20230629235326.1167898-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-06-29T23:53:26","name":"[COMMITTED] binutils/NEWS: announce SFrame version 2 as the new default","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230629235326.1167898-4-indu.bhagat@oracle.com/mbox/"},{"id":114538,"url":"https://patchwork.plctlab.org/api/1.2/patches/114538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/","msgid":"<20230630025308.3258293-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-06-30T02:53:08","name":"gprofng: fix data race","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630025308.3258293-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":114543,"url":"https://patchwork.plctlab.org/api/1.2/patches/114543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:42","name":"[v1,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-2-mengqinggang@loongson.cn/mbox/"},{"id":114544,"url":"https://patchwork.plctlab.org/api/1.2/patches/114544/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/","msgid":"<20230630033443.2359278-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T03:34:43","name":"[v1,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630033443.2359278-3-mengqinggang@loongson.cn/mbox/"},{"id":114557,"url":"https://patchwork.plctlab.org/api/1.2/patches/114557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/","msgid":"<20230630051451.1867944-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T05:14:51","name":"ld: Use [list ] syntax to define run_tests in indirect.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630051451.1867944-1-yunqiang.su@cipunited.com/mbox/"},{"id":114580,"url":"https://patchwork.plctlab.org/api/1.2/patches/114580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/","msgid":"<20230630060757.2006878-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:07:57","name":"ld: Use run_host_cmd_yesno in indirect.exp instead of catch exec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630060757.2006878-1-yunqiang.su@cipunited.com/mbox/"},{"id":114592,"url":"https://patchwork.plctlab.org/api/1.2/patches/114592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/","msgid":"<20230630064559.2282365-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-06-30T06:45:59","name":"MIPS: N64, mark .interp as INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630064559.2282365-1-yunqiang.su@cipunited.com/mbox/"},{"id":114606,"url":"https://patchwork.plctlab.org/api/1.2/patches/114606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-06-30T07:53:13","name":"Add the .seh_ifrepeat and .seh_ifnrepeat directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GMYH=czD31TwmNrqOjnRH1dOsPVo8Be9VN=_EiFQWitoQ@mail.gmail.com/mbox/"},{"id":114625,"url":"https://patchwork.plctlab.org/api/1.2/patches/114625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:15","name":"[v2,1/2] LoongArch: gas: Add LVZ and LBT instructions support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-2-mengqinggang@loongson.cn/mbox/"},{"id":114627,"url":"https://patchwork.plctlab.org/api/1.2/patches/114627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/","msgid":"<20230630090416.3051425-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-06-30T09:04:16","name":"[v2,2/2] LoongArch: gas: Fix code style issues","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630090416.3051425-3-mengqinggang@loongson.cn/mbox/"},{"id":114639,"url":"https://patchwork.plctlab.org/api/1.2/patches/114639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/","msgid":"<878rc1707w.fsf@redhat.com>","list_archive_url":null,"date":"2023-06-30T09:45:07","name":"Commit: Fix used before initialised warnings from Clang 16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rc1707w.fsf@redhat.com/mbox/"},{"id":114709,"url":"https://patchwork.plctlab.org/api/1.2/patches/114709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/","msgid":"<20230630123259.1900571-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-06-30T12:32:59","name":"opcodes/loongarch: Mark address offset operands of LVZ/LBT insns as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630123259.1900571-1-i.swmail@xen0n.name/mbox/"},{"id":114726,"url":"https://patchwork.plctlab.org/api/1.2/patches/114726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/","msgid":"<20230630134436.1237733-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:44:36","name":"[aarch64] sme: Core file support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134436.1237733-1-luis.machado@arm.com/mbox/"},{"id":114727,"url":"https://patchwork.plctlab.org/api/1.2/patches/114727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/","msgid":"<20230630134519.1237879-1-luis.machado@arm.com>","list_archive_url":null,"date":"2023-06-30T13:45:19","name":"[aarch64] sme2: Teach binutils/BFD about the NT_ARM_ZT register set","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630134519.1237879-1-luis.machado@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-06/mbox/"},{"id":26,"url":"https://patchwork.plctlab.org/api/1.2/bundles/26/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-07","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":114893,"url":"https://patchwork.plctlab.org/api/1.2/patches/114893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:11","name":"[v5,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-2-christoph.muellner@vrull.eu/mbox/"},{"id":114888,"url":"https://patchwork.plctlab.org/api/1.2/patches/114888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:12","name":"[v5,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-3-christoph.muellner@vrull.eu/mbox/"},{"id":114896,"url":"https://patchwork.plctlab.org/api/1.2/patches/114896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:13","name":"[v5,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-4-christoph.muellner@vrull.eu/mbox/"},{"id":114889,"url":"https://patchwork.plctlab.org/api/1.2/patches/114889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:14","name":"[v5,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-5-christoph.muellner@vrull.eu/mbox/"},{"id":114890,"url":"https://patchwork.plctlab.org/api/1.2/patches/114890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:15","name":"[v5,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-6-christoph.muellner@vrull.eu/mbox/"},{"id":114899,"url":"https://patchwork.plctlab.org/api/1.2/patches/114899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:16","name":"[v5,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-7-christoph.muellner@vrull.eu/mbox/"},{"id":114892,"url":"https://patchwork.plctlab.org/api/1.2/patches/114892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:17","name":"[v5,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-8-christoph.muellner@vrull.eu/mbox/"},{"id":114895,"url":"https://patchwork.plctlab.org/api/1.2/patches/114895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:18","name":"[v5,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-9-christoph.muellner@vrull.eu/mbox/"},{"id":114901,"url":"https://patchwork.plctlab.org/api/1.2/patches/114901/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:19","name":"[v5,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-10-christoph.muellner@vrull.eu/mbox/"},{"id":114894,"url":"https://patchwork.plctlab.org/api/1.2/patches/114894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:20","name":"[v5,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-11-christoph.muellner@vrull.eu/mbox/"},{"id":114897,"url":"https://patchwork.plctlab.org/api/1.2/patches/114897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:21","name":"[v5,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-12-christoph.muellner@vrull.eu/mbox/"},{"id":114903,"url":"https://patchwork.plctlab.org/api/1.2/patches/114903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:22","name":"[v5,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-13-christoph.muellner@vrull.eu/mbox/"},{"id":114898,"url":"https://patchwork.plctlab.org/api/1.2/patches/114898/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:23","name":"[v5,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-14-christoph.muellner@vrull.eu/mbox/"},{"id":114900,"url":"https://patchwork.plctlab.org/api/1.2/patches/114900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:24","name":"[v5,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-15-christoph.muellner@vrull.eu/mbox/"},{"id":114902,"url":"https://patchwork.plctlab.org/api/1.2/patches/114902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/","msgid":"<20230630215725.3725876-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-06-30T21:57:25","name":"[v5,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230630215725.3725876-16-christoph.muellner@vrull.eu/mbox/"},{"id":114949,"url":"https://patchwork.plctlab.org/api/1.2/patches/114949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:50","name":"[v6,01/15] RISC-V: Add support for the Zvbb ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-2-christoph.muellner@vrull.eu/mbox/"},{"id":114952,"url":"https://patchwork.plctlab.org/api/1.2/patches/114952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:51","name":"[v6,02/15] RISC-V: Add support for the Zvbc extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-3-christoph.muellner@vrull.eu/mbox/"},{"id":114955,"url":"https://patchwork.plctlab.org/api/1.2/patches/114955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:52","name":"[v6,03/15] RISC-V: Add support for the Zvkg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-4-christoph.muellner@vrull.eu/mbox/"},{"id":114958,"url":"https://patchwork.plctlab.org/api/1.2/patches/114958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:53","name":"[v6,04/15] RISC-V: Add support for the Zvkned ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-5-christoph.muellner@vrull.eu/mbox/"},{"id":114953,"url":"https://patchwork.plctlab.org/api/1.2/patches/114953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:54","name":"[v6,05/15] RISC-V: Add support for the Zvknh[a, b] ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-6-christoph.muellner@vrull.eu/mbox/"},{"id":114950,"url":"https://patchwork.plctlab.org/api/1.2/patches/114950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:55","name":"[v6,06/15] RISC-V: Add support for the Zvksed ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-7-christoph.muellner@vrull.eu/mbox/"},{"id":114956,"url":"https://patchwork.plctlab.org/api/1.2/patches/114956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-8-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:56","name":"[v6,07/15] RISC-V: Add support for the Zvksh ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-8-christoph.muellner@vrull.eu/mbox/"},{"id":114954,"url":"https://patchwork.plctlab.org/api/1.2/patches/114954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-9-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:57","name":"[v6,08/15] RISC-V: Add support for the Zvkn ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-9-christoph.muellner@vrull.eu/mbox/"},{"id":114960,"url":"https://patchwork.plctlab.org/api/1.2/patches/114960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-10-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:58","name":"[v6,09/15] RISC-V: Allow nested implications for extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-10-christoph.muellner@vrull.eu/mbox/"},{"id":114951,"url":"https://patchwork.plctlab.org/api/1.2/patches/114951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-11-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:20:59","name":"[v6,10/15] RISC-V: Add support for the Zvkng ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-11-christoph.muellner@vrull.eu/mbox/"},{"id":114962,"url":"https://patchwork.plctlab.org/api/1.2/patches/114962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-12-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:00","name":"[v6,11/15] RISC-V: Add support for the Zvks ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-12-christoph.muellner@vrull.eu/mbox/"},{"id":114957,"url":"https://patchwork.plctlab.org/api/1.2/patches/114957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-13-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:01","name":"[v6,12/15] RISC-V: Add support for the Zvksg ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-13-christoph.muellner@vrull.eu/mbox/"},{"id":114963,"url":"https://patchwork.plctlab.org/api/1.2/patches/114963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-14-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:02","name":"[v6,13/15] RISC-V: Add support for the Zvknc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-14-christoph.muellner@vrull.eu/mbox/"},{"id":114961,"url":"https://patchwork.plctlab.org/api/1.2/patches/114961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-15-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:03","name":"[v6,14/15] RISC-V: Add support for the Zvksc ISA extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-15-christoph.muellner@vrull.eu/mbox/"},{"id":114964,"url":"https://patchwork.plctlab.org/api/1.2/patches/114964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/","msgid":"<20230701052104.4018352-16-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-01T05:21:04","name":"[v6,15/15] binutils: NEWS: Announce new RISC-V vector crypto extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230701052104.4018352-16-christoph.muellner@vrull.eu/mbox/"},{"id":115075,"url":"https://patchwork.plctlab.org/api/1.2/patches/115075/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/","msgid":"<20230702101422.762791-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T10:14:22","name":"LoongArch: gas: Fix shared builds","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702101422.762791-1-i.swmail@xen0n.name/mbox/"},{"id":115076,"url":"https://patchwork.plctlab.org/api/1.2/patches/115076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:16:07","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GOzcaewq1dZjnN5=jR-pZ4cRwvnCm=giYxKZ90zSGD85w@mail.gmail.com/mbox/"},{"id":115077,"url":"https://patchwork.plctlab.org/api/1.2/patches/115077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-07-02T10:18:31","name":"Reimplement the .seh_scope directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAP2b4GN6AvihQ9W0ebCMgH1ozEvYKjb41Te9HfQg4k=e9ejhSw@mail.gmail.com/mbox/"},{"id":115083,"url":"https://patchwork.plctlab.org/api/1.2/patches/115083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:52","name":"[1/2] binutils: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-1-i.swmail@xen0n.name/mbox/"},{"id":115082,"url":"https://patchwork.plctlab.org/api/1.2/patches/115082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/","msgid":"<20230702111053.815399-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2023-07-02T11:10:53","name":"[2/2] gas: NEWS: Announce LoongArch changes in the 2.41 cycle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230702111053.815399-2-i.swmail@xen0n.name/mbox/"},{"id":115188,"url":"https://patchwork.plctlab.org/api/1.2/patches/115188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/","msgid":"<20230703044321.2951358-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T04:43:21","name":"ld: fix plugin tests for MIPS PIC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703044321.2951358-1-yunqiang.su@cipunited.com/mbox/"},{"id":115284,"url":"https://patchwork.plctlab.org/api/1.2/patches/115284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/","msgid":"<20230703101047.2589341-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-07-03T10:10:47","name":"RISC-V: Zvkh[a,b]: Remove individual instruction class","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703101047.2589341-1-christoph.muellner@vrull.eu/mbox/"},{"id":115301,"url":"https://patchwork.plctlab.org/api/1.2/patches/115301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/","msgid":"<20230703103647.3162351-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:36:47","name":"MIPS: Don'\''t __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703103647.3162351-1-yunqiang.su@cipunited.com/mbox/"},{"id":115305,"url":"https://patchwork.plctlab.org/api/1.2/patches/115305/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/","msgid":"<20230703105034.3163572-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-03T10:50:34","name":"[v2] MIPS: Don'\''t move __gnu_lto_slim to .scommon","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703105034.3163572-1-yunqiang.su@cipunited.com/mbox/"},{"id":115445,"url":"https://patchwork.plctlab.org/api/1.2/patches/115445/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/","msgid":"<20230703181052.41059-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-03T18:10:52","name":"[Committed] IBM Z: Fix pcrel relocs for symA-symB expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230703181052.41059-1-krebbel@linux.ibm.com/mbox/"},{"id":115692,"url":"https://patchwork.plctlab.org/api/1.2/patches/115692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/","msgid":"<20230704102703.650038-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:02","name":"[committed,1/2] arc: Update neg<.f> 0,b encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-1-claziss@gmail.com/mbox/"},{"id":115691,"url":"https://patchwork.plctlab.org/api/1.2/patches/115691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/","msgid":"<20230704102703.650038-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-04T10:27:03","name":"[committed,2/2] arc: Update default target CPU to match GCC defaults","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704102703.650038-2-claziss@gmail.com/mbox/"},{"id":115742,"url":"https://patchwork.plctlab.org/api/1.2/patches/115742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/","msgid":"<20230704121832.222400-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2023-07-04T12:18:32","name":"Align linkerscript symbols according to ABI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230704121832.222400-1-krebbel@linux.ibm.com/mbox/"},{"id":115827,"url":"https://patchwork.plctlab.org/api/1.2/patches/115827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:18:32","name":"[01/10] x86: fold certain legacy/VEX table entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e098654c-98dd-1b2f-e876-6ba910260492@suse.com/mbox/"},{"id":115828,"url":"https://patchwork.plctlab.org/api/1.2/patches/115828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/","msgid":"<18221c8c-4d6e-f0f1-3738-785023be1268@suse.com>","list_archive_url":null,"date":"2023-07-04T15:19:53","name":"[02/10] x86: fold legacy/VEX {,V}MOV{H,L}* entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18221c8c-4d6e-f0f1-3738-785023be1268@suse.com/mbox/"},{"id":115829,"url":"https://patchwork.plctlab.org/api/1.2/patches/115829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/","msgid":"<46594eee-305a-8913-c407-806158fbbe8f@suse.com>","list_archive_url":null,"date":"2023-07-04T15:20:35","name":"[03/10] x86: {,V}MOVNT* don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46594eee-305a-8913-c407-806158fbbe8f@suse.com/mbox/"},{"id":115830,"url":"https://patchwork.plctlab.org/api/1.2/patches/115830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/","msgid":"<02a1aabf-4759-009b-5718-f567ed39b81c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:02","name":"[04/10] x86: misc further memory-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02a1aabf-4759-009b-5718-f567ed39b81c@suse.com/mbox/"},{"id":115832,"url":"https://patchwork.plctlab.org/api/1.2/patches/115832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/","msgid":"<96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com>","list_archive_url":null,"date":"2023-07-04T15:21:38","name":"[05/10] x86: SIMD shift-by-immediate don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/96a500b4-1b68-520b-bccc-01d78f8e6f6c@suse.com/mbox/"},{"id":115834,"url":"https://patchwork.plctlab.org/api/1.2/patches/115834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:22:06","name":"[06/10] x86: slightly rework handling of some register-only insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9842149-1c2b-2ff9-531d-87cae64e4b78@suse.com/mbox/"},{"id":115835,"url":"https://patchwork.plctlab.org/api/1.2/patches/115835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/","msgid":"<25535360-ad14-8ed2-bd86-b96f97306e43@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:31","name":"[07/10] x86: various operations on mask registers can avoid going through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25535360-ad14-8ed2-bd86-b96f97306e43@suse.com/mbox/"},{"id":115833,"url":"https://patchwork.plctlab.org/api/1.2/patches/115833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/","msgid":"<54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com>","list_archive_url":null,"date":"2023-07-04T15:22:59","name":"[08/10] x86: misc further register-only insns don'\''t need to go through mod_table[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54b1c54f-ddad-4d5a-f5d0-e585cd3aaa3e@suse.com/mbox/"},{"id":115837,"url":"https://patchwork.plctlab.org/api/1.2/patches/115837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-04T15:23:25","name":"[09/10] x86: convert 0FXOP to just XOP in enumerator names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ec881a0e-05b2-556b-8e21-a1c38429e465@suse.com/mbox/"},{"id":115836,"url":"https://patchwork.plctlab.org/api/1.2/patches/115836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/","msgid":"<126aeaee-40ae-34aa-5e30-9579264d6336@suse.com>","list_archive_url":null,"date":"2023-07-04T15:24:08","name":"[10/10] x86: simplify table-referencing macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/126aeaee-40ae-34aa-5e30-9579264d6336@suse.com/mbox/"},{"id":116027,"url":"https://patchwork.plctlab.org/api/1.2/patches/116027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/","msgid":"<20230705084213.91043-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-07-05T08:42:13","name":"[RISC-V] Fix the valid gp range for gp relax.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230705084213.91043-1-lidie@eswincomputing.com/mbox/"},{"id":116978,"url":"https://patchwork.plctlab.org/api/1.2/patches/116978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/","msgid":"<20230707054306.2810080-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-07T05:43:06","name":"[v3] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707054306.2810080-1-maskray@google.com/mbox/"},{"id":117059,"url":"https://patchwork.plctlab.org/api/1.2/patches/117059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/","msgid":"<20230707101024.2863421-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-07-07T10:10:24","name":"[committed] arc: Update/Add ARCv3 support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230707101024.2863421-1-claziss@gmail.com/mbox/"},{"id":117125,"url":"https://patchwork.plctlab.org/api/1.2/patches/117125/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-07T12:01:07","name":"ld: fix build with old glibc / gcc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8cb6772-092f-b79e-421b-1da61ce020ac@suse.com/mbox/"},{"id":117135,"url":"https://patchwork.plctlab.org/api/1.2/patches/117135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/","msgid":"<88c2fb96-185d-ae27-c025-ed025ed54641@suse.com>","list_archive_url":null,"date":"2023-07-07T13:47:35","name":"ld/PDB: fix off-by-1 in add_globals_ref()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88c2fb96-185d-ae27-c025-ed025ed54641@suse.com/mbox/"},{"id":117306,"url":"https://patchwork.plctlab.org/api/1.2/patches/117306/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/","msgid":"<878rbrgzoz.fsf@gmail.com>","list_archive_url":null,"date":"2023-07-07T21:47:48","name":"objdump: Round ASCII art lines in jump visualization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/878rbrgzoz.fsf@gmail.com/mbox/"},{"id":117387,"url":"https://patchwork.plctlab.org/api/1.2/patches/117387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/","msgid":"<20230708053035.528911-1-maskray@google.com>","list_archive_url":null,"date":"2023-07-08T05:30:35","name":"[v4] PR30592 objcopy: allow --set-section-flags to add or remove SHF_X86_64_LARGE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230708053035.528911-1-maskray@google.com/mbox/"},{"id":118315,"url":"https://patchwork.plctlab.org/api/1.2/patches/118315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/","msgid":"<20230711083214.689474-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-11T08:32:14","name":"[v2] RISC-V: Support Zca/f/d extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711083214.689474-1-jiawei@iscas.ac.cn/mbox/"},{"id":118324,"url":"https://patchwork.plctlab.org/api/1.2/patches/118324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:30","name":"[1/2] LoongArch: bfd: Remove elf_seg_map condition in loongarch_elf_relax_section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-1-hejinyang@loongson.cn/mbox/"},{"id":118325,"url":"https://patchwork.plctlab.org/api/1.2/patches/118325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/","msgid":"<20230711084931.18978-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-11T08:49:31","name":"[2/2] LoongArch: bfd: Add counter to get real relax region","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230711084931.18978-2-hejinyang@loongson.cn/mbox/"},{"id":118766,"url":"https://patchwork.plctlab.org/api/1.2/patches/118766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:38:28","name":".noinit and .persistent alignment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EFMJYmIzmJnh5@squeak.grove.modra.org/mbox/"},{"id":118767,"url":"https://patchwork.plctlab.org/api/1.2/patches/118767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T01:39:51","name":".noinit and .persistent for msp430","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4EZ3/IKANDAvI0@squeak.grove.modra.org/mbox/"},{"id":118801,"url":"https://patchwork.plctlab.org/api/1.2/patches/118801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-12T03:54:33","name":"Support NEXT_SECTION in ALIGNOF and SIZEOF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZK4j+R81iVz44wvm@squeak.grove.modra.org/mbox/"},{"id":119149,"url":"https://patchwork.plctlab.org/api/1.2/patches/119149/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/","msgid":"<20230712124036.3385283-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-12T12:40:36","name":"[v2] RISC-V: Supports Zcb extension.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230712124036.3385283-1-jiawei@iscas.ac.cn/mbox/"},{"id":119190,"url":"https://patchwork.plctlab.org/api/1.2/patches/119190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-07-12T13:56:54","name":"Let '\''^'\'' through the lexer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2307121351250.13548@wotan.suse.de/mbox/"},{"id":119481,"url":"https://patchwork.plctlab.org/api/1.2/patches/119481/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/","msgid":"<62b68369-0d02-3472-bbe6-cb627661252e@oracle.com>","list_archive_url":null,"date":"2023-07-13T02:35:06","name":"Patch for version.texi?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/62b68369-0d02-3472-bbe6-cb627661252e@oracle.com/mbox/"},{"id":119567,"url":"https://patchwork.plctlab.org/api/1.2/patches/119567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:32:59","name":"[1/5] Support Intel AVX-VNNI-INT16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-2-haochen.jiang@intel.com/mbox/"},{"id":119565,"url":"https://patchwork.plctlab.org/api/1.2/patches/119565/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:00","name":"[2/5] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-3-haochen.jiang@intel.com/mbox/"},{"id":119563,"url":"https://patchwork.plctlab.org/api/1.2/patches/119563/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:01","name":"[3/5] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-4-haochen.jiang@intel.com/mbox/"},{"id":119566,"url":"https://patchwork.plctlab.org/api/1.2/patches/119566/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:02","name":"[4/5] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-5-haochen.jiang@intel.com/mbox/"},{"id":119562,"url":"https://patchwork.plctlab.org/api/1.2/patches/119562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/","msgid":"<20230713063303.205862-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-13T06:33:03","name":"[5/5] Support Intel PBNDKB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713063303.205862-6-haochen.jiang@intel.com/mbox/"},{"id":119993,"url":"https://patchwork.plctlab.org/api/1.2/patches/119993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/","msgid":"<20230713153738.2638727-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-13T15:37:38","name":"gprofng: 30602 [2.41] gprofng test hangs on i686-linux-gnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230713153738.2638727-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":120205,"url":"https://patchwork.plctlab.org/api/1.2/patches/120205/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:34:41","name":"AIX_WEAK_SUPPORT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCUfzWq0bZSyB4@squeak.grove.modra.org/mbox/"},{"id":120206,"url":"https://patchwork.plctlab.org/api/1.2/patches/120206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:20","name":"More tidies to objcopy archive handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDCeFLsD6g+d1sB@squeak.grove.modra.org/mbox/"},{"id":120207,"url":"https://patchwork.plctlab.org/api/1.2/patches/120207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:35:48","name":"Fix loongarch build with gcc-4.5","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDClMEw/UQCGSPZ@squeak.grove.modra.org/mbox/"},{"id":120208,"url":"https://patchwork.plctlab.org/api/1.2/patches/120208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-14T03:36:51","name":"Make the default gas symbol hash table larger","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLDC03FCE+2lGiIo@squeak.grove.modra.org/mbox/"},{"id":120326,"url":"https://patchwork.plctlab.org/api/1.2/patches/120326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/","msgid":"<2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com>","list_archive_url":null,"date":"2023-07-14T08:22:56","name":"'\''make pdf'\'' fails due to: [PATCH] Let '\''^'\'' through the lexer]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2350928d-ed93-91ed-8bcd-fce9902914b1@codesourcery.com/mbox/"},{"id":120394,"url":"https://patchwork.plctlab.org/api/1.2/patches/120394/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/","msgid":"<40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:17","name":"[1/2] x86: simplify disassembly of LAR/LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40ab94c5-d0c4-ee01-a53b-dbc6e5f3f9d2@suse.com/mbox/"},{"id":120395,"url":"https://patchwork.plctlab.org/api/1.2/patches/120395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/","msgid":"<7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com>","list_archive_url":null,"date":"2023-07-14T10:02:39","name":"[2/2] x86: adjust disassembly of insns operating on selector values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7cc1eda0-713d-9172-c3ed-078e0899b0c4@suse.com/mbox/"},{"id":120981,"url":"https://patchwork.plctlab.org/api/1.2/patches/120981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-16T23:07:57","name":"PR10957, Missing option to really print section+offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLR4TfHSewLy67fu@squeak.grove.modra.org/mbox/"},{"id":121117,"url":"https://patchwork.plctlab.org/api/1.2/patches/121117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:28","name":"[1/2] LoongArch: Fix instruction immediate bug caused by sign-extend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-1-mengqinggang@loongson.cn/mbox/"},{"id":121118,"url":"https://patchwork.plctlab.org/api/1.2/patches/121118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/","msgid":"<20230717082229.2149099-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-17T08:22:29","name":"[2/2] LoongArch: Fix immediate overflow check bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717082229.2149099-2-mengqinggang@loongson.cn/mbox/"},{"id":121130,"url":"https://patchwork.plctlab.org/api/1.2/patches/121130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/","msgid":"<20230717084146.7978-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-07-17T08:41:46","name":"[gdb/build] Fix Wlto-type-mismatch in opcodes/ft32-dis.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230717084146.7978-1-tdevries@suse.de/mbox/"},{"id":121835,"url":"https://patchwork.plctlab.org/api/1.2/patches/121835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/","msgid":"<20230718075412.1304548-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T07:54:12","name":"[v2] Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718075412.1304548-1-haochen.jiang@intel.com/mbox/"},{"id":121848,"url":"https://patchwork.plctlab.org/api/1.2/patches/121848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/","msgid":"<20230718080915.1391780-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:09:15","name":"[v2] Support Intel SM3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718080915.1391780-1-haochen.jiang@intel.com/mbox/"},{"id":121854,"url":"https://patchwork.plctlab.org/api/1.2/patches/121854/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/","msgid":"<20230718081358.1394673-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-18T08:13:58","name":"[v2] Support Intel SM4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230718081358.1394673-1-haochen.jiang@intel.com/mbox/"},{"id":122353,"url":"https://patchwork.plctlab.org/api/1.2/patches/122353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:07","name":"gas 32-bit host compile warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc+98Th9pmqLTGc@squeak.grove.modra.org/mbox/"},{"id":122354,"url":"https://patchwork.plctlab.org/api/1.2/patches/122354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:40:45","name":"Build all the objdump extensions with --enable-targets=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/HcP8ynwWNpO3@squeak.grove.modra.org/mbox/"},{"id":122355,"url":"https://patchwork.plctlab.org/api/1.2/patches/122355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:41:25","name":"Tidy binutils configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/RaA7zPjQQ2Sl@squeak.grove.modra.org/mbox/"},{"id":122356,"url":"https://patchwork.plctlab.org/api/1.2/patches/122356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-19T01:42:10","name":"[GOLD,PowerPC64] Debug info relocation overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZLc/ckC/wa90hisa@squeak.grove.modra.org/mbox/"},{"id":122359,"url":"https://patchwork.plctlab.org/api/1.2/patches/122359/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/","msgid":"<20230719021721.776961-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-07-19T02:17:21","name":"LoongArch: ld: Simplify inserting IRELATIVE relocations to .rela.dyn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230719021721.776961-1-mengqinggang@loongson.cn/mbox/"},{"id":122541,"url":"https://patchwork.plctlab.org/api/1.2/patches/122541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/","msgid":"<0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org>","list_archive_url":null,"date":"2023-07-19T10:54:58","name":"objcopy embeds the current time and ignores SOURCE_DATE_EPOCH making the output unreproducible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0c22e147-aa0c-12ae-24e0-4f770948054d@debian.org/mbox/"},{"id":123087,"url":"https://patchwork.plctlab.org/api/1.2/patches/123087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/","msgid":"<20230720083213.2280286-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-20T08:32:13","name":"Support Intel SHA512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230720083213.2280286-1-haochen.jiang@intel.com/mbox/"},{"id":123319,"url":"https://patchwork.plctlab.org/api/1.2/patches/123319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2023-07-20T14:39:14","name":"xtensa: add dynconfig option for ld/gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/efa3944b8dddd45e171baa8c3939e8636ab2d6b8.camel@espressif.com/mbox/"},{"id":123564,"url":"https://patchwork.plctlab.org/api/1.2/patches/123564/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/","msgid":"<20230721053218.16817-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-07-21T05:32:18","name":"RISC-V: Fix wrongly inserted IRELATIVE relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721053218.16817-1-hau.hsu@sifive.com/mbox/"},{"id":123611,"url":"https://patchwork.plctlab.org/api/1.2/patches/123611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/","msgid":"<32719c54-c66a-384e-d570-ebefe607e3e9@suse.com>","list_archive_url":null,"date":"2023-07-21T07:12:50","name":"[RFC] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/32719c54-c66a-384e-d570-ebefe607e3e9@suse.com/mbox/"},{"id":123632,"url":"https://patchwork.plctlab.org/api/1.2/patches/123632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:50","name":"[1/7] kvx: Add bf files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-2-piannetta@kalrayinc.com/mbox/"},{"id":123627,"url":"https://patchwork.plctlab.org/api/1.2/patches/123627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:51","name":"[2/7] kvx: Add binutils files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-3-piannetta@kalrayinc.com/mbox/"},{"id":123629,"url":"https://patchwork.plctlab.org/api/1.2/patches/123629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:53","name":"[4/7] kvx: Add ld files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-5-piannetta@kalrayinc.com/mbox/"},{"id":123635,"url":"https://patchwork.plctlab.org/api/1.2/patches/123635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-6-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:54","name":"[5/7] kvx: Add include files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-6-piannetta@kalrayinc.com/mbox/"},{"id":123631,"url":"https://patchwork.plctlab.org/api/1.2/patches/123631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/","msgid":"<20230721074956.7188-8-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-07-21T07:49:56","name":"[7/7] kvx: Add toplevel files.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721074956.7188-8-piannetta@kalrayinc.com/mbox/"},{"id":123757,"url":"https://patchwork.plctlab.org/api/1.2/patches/123757/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/","msgid":"<20230721103336.22880-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T10:33:36","name":"[COMMITTED] DesCGENization of the BPF binutils port","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721103336.22880-1-jose.marchesi@oracle.com/mbox/"},{"id":123835,"url":"https://patchwork.plctlab.org/api/1.2/patches/123835/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/","msgid":"<20230721124052.1374-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T12:40:52","name":"[COMMITTED] bpf: add missing bpf-dis.c to opcodes/Makefile.am","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721124052.1374-1-jose.marchesi@oracle.com/mbox/"},{"id":123913,"url":"https://patchwork.plctlab.org/api/1.2/patches/123913/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/","msgid":"","list_archive_url":null,"date":"2023-07-21T15:16:20","name":"[1/1] gas: add new command line option --no-group-check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/B25B722A6EC96550+cf1f26227ab30209a024b0c811b829c20084acb2.1689950871.git.tanyuan@tinylab.org/mbox/"},{"id":123924,"url":"https://patchwork.plctlab.org/api/1.2/patches/123924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/","msgid":"<20230721152656.4122973-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-07-21T15:26:56","name":"NEWS: record mips*64 CPU name and -gnuabi64 ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721152656.4122973-1-yunqiang.su@cipunited.com/mbox/"},{"id":124044,"url":"https://patchwork.plctlab.org/api/1.2/patches/124044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/","msgid":"<20230721175855.6460-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T17:58:55","name":"bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721175855.6460-1-david.faust@oracle.com/mbox/"},{"id":124045,"url":"https://patchwork.plctlab.org/api/1.2/patches/124045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/","msgid":"<20230721180158.8573-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:01:58","name":"[COMMITTED,1/2] bpf: opcodes, gas: support for signed register move V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180158.8573-1-jose.marchesi@oracle.com/mbox/"},{"id":124046,"url":"https://patchwork.plctlab.org/api/1.2/patches/124046/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/","msgid":"<20230721180220.8632-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:02:20","name":"[COMMITTED,2/2] bpf: opcodes, gas: support for signed load V4 instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721180220.8632-1-jose.marchesi@oracle.com/mbox/"},{"id":124061,"url":"https://patchwork.plctlab.org/api/1.2/patches/124061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/","msgid":"<20230721185459.7125-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-21T18:54:59","name":"[v2] bpf: disasemble offsets of value 0 as \"+0\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230721185459.7125-1-david.faust@oracle.com/mbox/"},{"id":124567,"url":"https://patchwork.plctlab.org/api/1.2/patches/124567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/","msgid":"<20230723232249.15739-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-23T23:22:49","name":"bpf: add support for jal/gotol jump instruction with 32-bit target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230723232249.15739-1-jose.marchesi@oracle.com/mbox/"},{"id":124569,"url":"https://patchwork.plctlab.org/api/1.2/patches/124569/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/","msgid":"<20230724001401.2253-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:14:01","name":"[COMMITTED] bpf: gas, opcodes: fix pseudoc syntax for MOVS* and LDXS* insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724001401.2253-1-jose.marchesi@oracle.com/mbox/"},{"id":124571,"url":"https://patchwork.plctlab.org/api/1.2/patches/124571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/","msgid":"<20230724005651.15597-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-24T00:56:51","name":"[COMMITTED] bpf: gas, include, opcode: add suppor for instructions BSWAP{16, 32, 64}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724005651.15597-1-jose.marchesi@oracle.com/mbox/"},{"id":124583,"url":"https://patchwork.plctlab.org/api/1.2/patches/124583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/","msgid":"<18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T02:52:16","name":"RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/18b98bcdb9ff5bb549e4c60f356198e05e022f64.1690166739.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124611,"url":"https://patchwork.plctlab.org/api/1.2/patches/124611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/","msgid":"<20230724052442.498966-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T05:24:42","name":"RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724052442.498966-1-jiawei@iscas.ac.cn/mbox/"},{"id":124618,"url":"https://patchwork.plctlab.org/api/1.2/patches/124618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:51","name":"[1/2] RISC-V: Prohibit the '\''Zcf'\'' extension on RV64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/14d1ae219dd8d974c93ab95fe1abb7760cdcdd52.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124619,"url":"https://patchwork.plctlab.org/api/1.2/patches/124619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/","msgid":"<78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-24T05:38:52","name":"[2/2] RISC-V: Implications from '\''Zc[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/78042a623fd4f5da8aab0cb0cad4a6c04c5529b6.1690177089.git.research_trasio@irq.a4lg.com/mbox/"},{"id":124661,"url":"https://patchwork.plctlab.org/api/1.2/patches/124661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/","msgid":"<20230724074904.637833-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-24T07:49:04","name":"RISC-V: Add '\''Zacas'\'' extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230724074904.637833-1-jiawei@iscas.ac.cn/mbox/"},{"id":125259,"url":"https://patchwork.plctlab.org/api/1.2/patches/125259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/","msgid":"<695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T01:56:28","name":"[1/1] RISC-V: Enable RVC on \".option arch, +zca\" etc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/695776dc2f43c56dd2ae2f7036fb7cf74e19b46b.1690250175.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125263,"url":"https://patchwork.plctlab.org/api/1.2/patches/125263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:44","name":"[1/2] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8082a035470d6f4c204cc5c0a45ff5ab2394d136.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125264,"url":"https://patchwork.plctlab.org/api/1.2/patches/125264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/","msgid":"<9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-25T02:26:45","name":"[2/2] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9a77cb454bd020e0010fc02543e3d3ae7564eb79.1690251857.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125265,"url":"https://patchwork.plctlab.org/api/1.2/patches/125265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T02:35:10","name":"[v2] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d7b763655473a20a8ac1a7b03a8feb0456d052c0.1690252505.git.research_trasio@irq.a4lg.com/mbox/"},{"id":125496,"url":"https://patchwork.plctlab.org/api/1.2/patches/125496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/","msgid":"<20230725104738.8619-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-25T10:47:38","name":"RISC-V: Remove redundant RVV opcode definitions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725104738.8619-1-jiawei@iscas.ac.cn/mbox/"},{"id":125567,"url":"https://patchwork.plctlab.org/api/1.2/patches/125567/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-07-25T12:19:34","name":"[1/1] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jr0owji95.fsf@e125768.cambridge.arm.com/mbox/"},{"id":125798,"url":"https://patchwork.plctlab.org/api/1.2/patches/125798/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/","msgid":"<20230725203805.9376-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:38:05","name":"bpf: Update atomic instruction pseudo-C syntax","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725203805.9376-1-david.faust@oracle.com/mbox/"},{"id":125799,"url":"https://patchwork.plctlab.org/api/1.2/patches/125799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/","msgid":"<20230725204142.9462-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:41:42","name":"bpf: Add atomic compare-and-exchange instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204142.9462-1-david.faust@oracle.com/mbox/"},{"id":125800,"url":"https://patchwork.plctlab.org/api/1.2/patches/125800/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/","msgid":"<20230725204435.9560-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-07-25T20:44:35","name":"bpf: accept # as an inline comment char","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230725204435.9560-1-david.faust@oracle.com/mbox/"},{"id":125996,"url":"https://patchwork.plctlab.org/api/1.2/patches/125996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/","msgid":"<12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T00:05:53","name":"[v4,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12c33bfb9533e74b4cba4a0dc5d6b2e4c0756e73.1690329932.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126009,"url":"https://patchwork.plctlab.org/api/1.2/patches/126009/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:17","name":"Regen bpf opcodes POTFILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBq+ez8Tabr8lPY@squeak.grove.modra.org/mbox/"},{"id":126010,"url":"https://patchwork.plctlab.org/api/1.2/patches/126010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:38:43","name":"bpf: format not a string literal","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBrE70GncL0Jp/8@squeak.grove.modra.org/mbox/"},{"id":126011,"url":"https://patchwork.plctlab.org/api/1.2/patches/126011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:43:56","name":"Don'\''t warn on .attach_to_group to same group","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBsTGA98JIrP8UC@squeak.grove.modra.org/mbox/"},{"id":126013,"url":"https://patchwork.plctlab.org/api/1.2/patches/126013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:15","name":"[GOLD] reporting local symbol names","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBu8+ODNceageJE@squeak.grove.modra.org/mbox/"},{"id":126014,"url":"https://patchwork.plctlab.org/api/1.2/patches/126014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-26T00:55:57","name":"PR30657, gprof heap buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMBvHTtfTmDqZ7/W@squeak.grove.modra.org/mbox/"},{"id":126031,"url":"https://patchwork.plctlab.org/api/1.2/patches/126031/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/","msgid":"<5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-26T01:51:15","name":"RISC-V: Add actual '\''Zvkt'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d4af03c5b86d0bed09aab64740d6d908e86252f.1690336242.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126042,"url":"https://patchwork.plctlab.org/api/1.2/patches/126042/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/","msgid":"<20230726032206.494326-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T03:22:06","name":"RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726032206.494326-1-jiawei@iscas.ac.cn/mbox/"},{"id":126208,"url":"https://patchwork.plctlab.org/api/1.2/patches/126208/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:21","name":"[v2,1/2] RISC-V: Support Zcmp push/pop instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-1-jiawei@iscas.ac.cn/mbox/"},{"id":126207,"url":"https://patchwork.plctlab.org/api/1.2/patches/126207/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/","msgid":"<20230726090622.630672-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2023-07-26T09:06:22","name":"[2/2] RISC-V: Support Zcmp cm.mv instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726090622.630672-2-jiawei@iscas.ac.cn/mbox/"},{"id":126233,"url":"https://patchwork.plctlab.org/api/1.2/patches/126233/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/","msgid":"<20230726094059.25399-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T09:40:59","name":"[COMMITTED] bpf: fix register NEG[32] instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726094059.25399-1-jose.marchesi@oracle.com/mbox/"},{"id":126342,"url":"https://patchwork.plctlab.org/api/1.2/patches/126342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/","msgid":"<20230726130342.12119-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-26T13:03:42","name":"[COMMITTED] bpf: gas: add negi and neg32i tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230726130342.12119-1-jose.marchesi@oracle.com/mbox/"},{"id":126575,"url":"https://patchwork.plctlab.org/api/1.2/patches/126575/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:19","name":"[RFC,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0a3bafb80069450c3cf03829bf5d57c5bbda755.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126576,"url":"https://patchwork.plctlab.org/api/1.2/patches/126576/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-27T00:30:20","name":"[RFC,2/3] RISC-V: Add complex implications from '\''C'\''+'\''[DF]'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e42a50f924c0005b85d025f18b807245c358dce6.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126577,"url":"https://patchwork.plctlab.org/api/1.2/patches/126577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/","msgid":"<8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-27T00:30:21","name":"[RFC,3/3] RISC-V: \".option norvc\" to disable '\''C'\'' and subsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aaf145c772b2d3752b0ae08ce93de34494b7020.1690417818.git.research_trasio@irq.a4lg.com/mbox/"},{"id":126719,"url":"https://patchwork.plctlab.org/api/1.2/patches/126719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/","msgid":"<20230727071550.1814187-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-07-27T07:15:50","name":"Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727071550.1814187-1-haochen.jiang@intel.com/mbox/"},{"id":126884,"url":"https://patchwork.plctlab.org/api/1.2/patches/126884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:07","name":"[1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-1-hejinyang@loongson.cn/mbox/"},{"id":126885,"url":"https://patchwork.plctlab.org/api/1.2/patches/126885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/","msgid":"<20230727100308.28761-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-07-27T10:03:08","name":"[2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727100308.28761-2-hejinyang@loongson.cn/mbox/"},{"id":126984,"url":"https://patchwork.plctlab.org/api/1.2/patches/126984/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:09:22","name":"sh: uninitialised sh_operand_info.type in get_specific","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6korBnM4scLsU@squeak.grove.modra.org/mbox/"},{"id":126985,"url":"https://patchwork.plctlab.org/api/1.2/patches/126985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-27T14:10:19","name":"/DISCARD/ in ld testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMJ6y7w89XSJ9sxV@squeak.grove.modra.org/mbox/"},{"id":127033,"url":"https://patchwork.plctlab.org/api/1.2/patches/127033/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/","msgid":"<20230727154405.3013782-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-07-27T15:44:05","name":"gprofng: create a list of available views","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230727154405.3013782-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":127060,"url":"https://patchwork.plctlab.org/api/1.2/patches/127060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-07-27T16:48:24","name":"RISC-V: Do not gp relax against an ABS symbol if it is far away.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/LO4P265MB59141A6F1238DFB73BC2A9818001A@LO4P265MB5914.GBRP265.PROD.OUTLOOK.COM/mbox/"},{"id":127297,"url":"https://patchwork.plctlab.org/api/1.2/patches/127297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T03:37:34","name":"[COMMITTED] Fix typo in riscv-dis.c comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdc5ba89ca821fb55726fd6ef2d11e851af463a4.1690515275.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127316,"url":"https://patchwork.plctlab.org/api/1.2/patches/127316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:39:56","name":"coff/pe/xcoff and --extract-symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGnMF/epkJ1snn@squeak.grove.modra.org/mbox/"},{"id":127317,"url":"https://patchwork.plctlab.org/api/1.2/patches/127317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:40:27","name":"Fix recent x86 pe/coff testsuite regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNGu/s+ArZyUQcJ@squeak.grove.modra.org/mbox/"},{"id":127318,"url":"https://patchwork.plctlab.org/api/1.2/patches/127318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-07-28T04:41:05","name":"ldscripts/empty-address vs. xcoff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMNG4f+Bs7qnSDFm@squeak.grove.modra.org/mbox/"},{"id":127320,"url":"https://patchwork.plctlab.org/api/1.2/patches/127320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:32","name":"[committed,01/16] Revert \"MIPS: support mips*64 as CPU and gnuabi64 as ABI\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271526040.10240@angie.orcam.me.uk/mbox/"},{"id":127321,"url":"https://patchwork.plctlab.org/api/1.2/patches/127321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:38","name":"[committed,02/16] MIPS/LD: Include n64 `.interp'\'' with INITIAL_READONLY_SECTIONS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271534140.10240@angie.orcam.me.uk/mbox/"},{"id":127322,"url":"https://patchwork.plctlab.org/api/1.2/patches/127322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:42","name":"[committed,03/16] MIPS/GAS/testsuite: Disable compact EH #7 tests with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271555380.10240@angie.orcam.me.uk/mbox/"},{"id":127325,"url":"https://patchwork.plctlab.org/api/1.2/patches/127325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:47","name":"[committed,04/16] MIPS/LD/testsuite: Fix unaligned JALX failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271608100.10240@angie.orcam.me.uk/mbox/"},{"id":127327,"url":"https://patchwork.plctlab.org/api/1.2/patches/127327/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:51","name":"[committed,05/16] MIPS/LD/testsuite: Fix JALR relaxation test failure with IRIX 6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271630000.10240@angie.orcam.me.uk/mbox/"},{"id":127323,"url":"https://patchwork.plctlab.org/api/1.2/patches/127323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:06:55","name":"[committed,06/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with IRIX targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271833010.10240@angie.orcam.me.uk/mbox/"},{"id":127331,"url":"https://patchwork.plctlab.org/api/1.2/patches/127331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:02","name":"[committed,07/16] MIPS/LD/testsuite: Fix `attr-gnu-4-10'\'' failures with OpenBSD targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307271856480.10240@angie.orcam.me.uk/mbox/"},{"id":127324,"url":"https://patchwork.plctlab.org/api/1.2/patches/127324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:07","name":"[committed,08/16] MIPS/LD/testsuite: Run `got-dump-1'\'' for o32/n32 ABIs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272207460.10240@angie.orcam.me.uk/mbox/"},{"id":127326,"url":"https://patchwork.plctlab.org/api/1.2/patches/127326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:12","name":"[committed,09/16] MIPS/GAS/testsuite: Force o32 for tests expecting 32-bit addressing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272237160.10240@angie.orcam.me.uk/mbox/"},{"id":127329,"url":"https://patchwork.plctlab.org/api/1.2/patches/127329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:16","name":"[committed,10/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test n64 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307272309500.10240@angie.orcam.me.uk/mbox/"},{"id":127328,"url":"https://patchwork.plctlab.org/api/1.2/patches/127328/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:20","name":"[committed,11/16] MIPS/LD/testsuite: Fix MIPS16 interlinking test IRIX 6 regressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280048000.10240@angie.orcam.me.uk/mbox/"},{"id":127330,"url":"https://patchwork.plctlab.org/api/1.2/patches/127330/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:24","name":"[committed,12/16] testsuite: Also discard the `.MIPS.options'\'' section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280217440.10240@angie.orcam.me.uk/mbox/"},{"id":127333,"url":"https://patchwork.plctlab.org/api/1.2/patches/127333/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:28","name":"[committed,13/16] MIPS/testsuite: Handle 64-bit addresses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280229480.10240@angie.orcam.me.uk/mbox/"},{"id":127334,"url":"https://patchwork.plctlab.org/api/1.2/patches/127334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:33","name":"[committed,14/16] testsuite: Handle composed R_MIPS_NONE relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280240020.10240@angie.orcam.me.uk/mbox/"},{"id":127335,"url":"https://patchwork.plctlab.org/api/1.2/patches/127335/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:37","name":"[committed,15/16] MIPS/GAS/testsuite: Fix n64 compact EH failures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280330570.10240@angie.orcam.me.uk/mbox/"},{"id":127332,"url":"https://patchwork.plctlab.org/api/1.2/patches/127332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/","msgid":"","list_archive_url":null,"date":"2023-07-28T05:07:42","name":"[committed,16/16] MIPS: Support `-gnuabi64'\'' target triplet suffix for 64-bit Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.DEB.2.21.2307280345120.10240@angie.orcam.me.uk/mbox/"},{"id":127491,"url":"https://patchwork.plctlab.org/api/1.2/patches/127491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/","msgid":"","list_archive_url":null,"date":"2023-07-28T09:52:32","name":"gas: amend X_unsigned uses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b16cf6e8-9c20-7e44-7e14-849158a91e9a@suse.com/mbox/"},{"id":127697,"url":"https://patchwork.plctlab.org/api/1.2/patches/127697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/","msgid":"<20230728152042.401562-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T15:20:34","name":"ld: Fix test failures with --enable-textrel-check=error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728152042.401562-1-sam@gentoo.org/mbox/"},{"id":127730,"url":"https://patchwork.plctlab.org/api/1.2/patches/127730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/","msgid":"<20230728162440.32565-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-28T16:24:40","name":"[COMMITTED] bpf: gas: support relaxation of V4 jump instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728162440.32565-1-jose.marchesi@oracle.com/mbox/"},{"id":127831,"url":"https://patchwork.plctlab.org/api/1.2/patches/127831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/","msgid":"<20230728185504.2455308-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-07-28T18:55:01","name":"ld: fix typo in --enable-warn-rwx-segments help","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230728185504.2455308-1-sam@gentoo.org/mbox/"},{"id":127957,"url":"https://patchwork.plctlab.org/api/1.2/patches/127957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-07-29T01:56:18","name":"[REVIEW,ONLY,1/3] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b1e711cc7648773cc6bd10f61cffde79f54963b7.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127958,"url":"https://patchwork.plctlab.org/api/1.2/patches/127958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:19","name":"[REVIEW,ONLY,2/3] MOCK: RISC-V: Add '\''Zce'\'' extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8d7e2380a4ebb6795b33559ab98c5ca4e3881dcb.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":127959,"url":"https://patchwork.plctlab.org/api/1.2/patches/127959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/","msgid":"<93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-29T01:56:20","name":"[REVIEW,ONLY,3/3] MOCK: RISC-V: Tests for '\''Zce'\'' implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/93732f158a54f1fb3fb5fab60e1b17c72addafb9.1690595772.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128259,"url":"https://patchwork.plctlab.org/api/1.2/patches/128259/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/","msgid":"<20230730190907.22720-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T19:09:07","name":"[COMMITTED] bpf: gas: add field overflow checking to the BPF assembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730190907.22720-1-jose.marchesi@oracle.com/mbox/"},{"id":128281,"url":"https://patchwork.plctlab.org/api/1.2/patches/128281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/","msgid":"<20230730204712.10563-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-07-30T20:47:12","name":"[COMMITTED] bpf: include, bfd, opcodes: add EF_BPF_CPUVER ELF header flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230730204712.10563-1-jose.marchesi@oracle.com/mbox/"},{"id":128555,"url":"https://patchwork.plctlab.org/api/1.2/patches/128555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/","msgid":"<55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-07-31T10:25:03","name":"[COMMITTED] RISC-V: Fix typo in the test case name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55b1edf5994a09be98d45a598d9bb721222b88d0.1690799019.git.research_trasio@irq.a4lg.com/mbox/"},{"id":128692,"url":"https://patchwork.plctlab.org/api/1.2/patches/128692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/","msgid":"<20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com>","list_archive_url":null,"date":"2023-07-31T13:44:22","name":"gas: rework timestamp preservation on doc/asconfig.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20b1a608-1102-d462-eb99-c18e0b7d2f83@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-07/mbox/"},{"id":28,"url":"https://patchwork.plctlab.org/api/1.2/bundles/28/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-08","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":128888,"url":"https://patchwork.plctlab.org/api/1.2/patches/128888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/","msgid":"<20230731223140.3343971-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-07-31T22:31:40","name":"gprofng: Fix build with 64bit file offset on 32bit machines","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230731223140.3343971-1-raj.khem@gmail.com/mbox/"},{"id":129513,"url":"https://patchwork.plctlab.org/api/1.2/patches/129513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:27:59","name":"Don'\''t declare xmalloc or xrealloc in bucomm.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmG7+IddN4vne/N@squeak.grove.modra.org/mbox/"},{"id":129514,"url":"https://patchwork.plctlab.org/api/1.2/patches/129514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-01T22:29:06","name":"Don'\''t declare xmalloc and others in ldmisc.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMmHMgmgHhCauxSh@squeak.grove.modra.org/mbox/"},{"id":129965,"url":"https://patchwork.plctlab.org/api/1.2/patches/129965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/","msgid":"<20230802164720.519587-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-08-02T16:47:20","name":"Remove PEI_HEADERS define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230802164720.519587-1-tromey@adacore.com/mbox/"},{"id":130219,"url":"https://patchwork.plctlab.org/api/1.2/patches/130219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/","msgid":"<92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:03:51","name":"[1/1] RISC-V: Imply '\''Zicsr'\'' from '\''Zve32x'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/92f46037a0f672d1480f754f76a9bfa0334d099c.1691021025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130222,"url":"https://patchwork.plctlab.org/api/1.2/patches/130222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:53","name":"[REVIEW,ONLY,1/4] UNRATIFIED RISC-V: Add '\''Zfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c69c88bbca589e29567a4aa406c04ca2eaf11d6.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130223,"url":"https://patchwork.plctlab.org/api/1.2/patches/130223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:54","name":"[REVIEW,ONLY,2/4] UNRATIFIED RISC-V: Add '\''Zvfbfmin'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/344ce2ac264b2af9b99b13be37f8e144670dc82e.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130227,"url":"https://patchwork.plctlab.org/api/1.2/patches/130227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:55","name":"[REVIEW,ONLY,3/4] UNRATIFIED RISC-V: Add '\''Zvfbfwma'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/407c1a1b2b8ba154e50906360bdf44953eef153d.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130226,"url":"https://patchwork.plctlab.org/api/1.2/patches/130226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/","msgid":"<7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T00:04:56","name":"[REVIEW,ONLY,4/4] RISC-V: Tentative \".bfloat16\" assembly support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fbfd7ca7fdc34afc0111af0f7beb7c69839fc04.1691021079.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130237,"url":"https://patchwork.plctlab.org/api/1.2/patches/130237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T01:19:19","name":"RISC-V: Remove support for non-existing '\''Zve32d'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49785eeb1885a92491782d9a7da60353013fdbb.1691025541.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130312,"url":"https://patchwork.plctlab.org/api/1.2/patches/130312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-03T06:00:03","name":"RISC-V: Add support for '\''Zvfh'\'' and '\''Zvfhmin'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e57ed3695a65ecbc76c195ad0535657150b7d5d9.1691042399.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130313,"url":"https://patchwork.plctlab.org/api/1.2/patches/130313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/","msgid":"<8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T06:00:56","name":"RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8dafe6546223ecd0b97aef61009315056c5d6993.1691042441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130371,"url":"https://patchwork.plctlab.org/api/1.2/patches/130371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/","msgid":"<860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-03T08:04:11","name":"[v2] RISC-V: '\''Z[fd]inx'\''-based '\''Zve*[fd]'\'' extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/860372fd26a2f4e5239fc733af3820ed5b238981.1691049819.git.research_trasio@irq.a4lg.com/mbox/"},{"id":130501,"url":"https://patchwork.plctlab.org/api/1.2/patches/130501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:42:25","name":"objdump, nm: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSoc3Euo895oCb@squeak.grove.modra.org/mbox/"},{"id":130502,"url":"https://patchwork.plctlab.org/api/1.2/patches/130502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:01","name":"cris: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuSxcYhotN4qQqx@squeak.grove.modra.org/mbox/"},{"id":130506,"url":"https://patchwork.plctlab.org/api/1.2/patches/130506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:43:42","name":"wrstabs: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuS7vAXlR/aZ+C2@squeak.grove.modra.org/mbox/"},{"id":130509,"url":"https://patchwork.plctlab.org/api/1.2/patches/130509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:11","name":"dlltool: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTC8WY4lbj688u@squeak.grove.modra.org/mbox/"},{"id":130504,"url":"https://patchwork.plctlab.org/api/1.2/patches/130504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:44:39","name":"resrc: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTJ/KyWwzFX8MZ@squeak.grove.modra.org/mbox/"},{"id":130514,"url":"https://patchwork.plctlab.org/api/1.2/patches/130514/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:11","name":"gprof: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTR6AzrEsxC+GC@squeak.grove.modra.org/mbox/"},{"id":130507,"url":"https://patchwork.plctlab.org/api/1.2/patches/130507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:45:37","name":"ld: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTYQCT8TdJfEcK@squeak.grove.modra.org/mbox/"},{"id":130510,"url":"https://patchwork.plctlab.org/api/1.2/patches/130510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:03","name":"xtensa: sprintf sanitizer null destination pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTe1aQfkByXS6M@squeak.grove.modra.org/mbox/"},{"id":130512,"url":"https://patchwork.plctlab.org/api/1.2/patches/130512/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:46:40","name":"arm: sanitizer stringop-overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuToEnJyO+jqXPd@squeak.grove.modra.org/mbox/"},{"id":130515,"url":"https://patchwork.plctlab.org/api/1.2/patches/130515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:11","name":"cris: sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuTvyMN+wEuKCZ0@squeak.grove.modra.org/mbox/"},{"id":130517,"url":"https://patchwork.plctlab.org/api/1.2/patches/130517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:47:37","name":"binutils sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuT2fH58IIdjUyP@squeak.grove.modra.org/mbox/"},{"id":130521,"url":"https://patchwork.plctlab.org/api/1.2/patches/130521/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-03T11:48:17","name":"readelf sprintf optimisation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMuUASKsyRQ4s2xN@squeak.grove.modra.org/mbox/"},{"id":130524,"url":"https://patchwork.plctlab.org/api/1.2/patches/130524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/","msgid":"<20230803115107.63736-1-lidie@eswincomputing.com>","list_archive_url":null,"date":"2023-08-03T11:51:07","name":"RISC-V: Use tp as gp when no TLS is used.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803115107.63736-1-lidie@eswincomputing.com/mbox/"},{"id":130844,"url":"https://patchwork.plctlab.org/api/1.2/patches/130844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/","msgid":"<20230803203339.822435-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-03T20:33:39","name":"gprofng: 30700 tmpdir/gp-collect-app_F test fails","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230803203339.822435-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":131007,"url":"https://patchwork.plctlab.org/api/1.2/patches/131007/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:03","name":"PR30697, ppc32 mix of local-dynamic and global-dynamic TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2k0PmTCxmi9hN@squeak.grove.modra.org/mbox/"},{"id":131008,"url":"https://patchwork.plctlab.org/api/1.2/patches/131008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-04T08:28:32","name":"ppc: sanity check writing relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZMy2sMeU2X8Wd72A@squeak.grove.modra.org/mbox/"},{"id":131118,"url":"https://patchwork.plctlab.org/api/1.2/patches/131118/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/","msgid":"<190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com>","list_archive_url":null,"date":"2023-08-04T11:48:40","name":"[v2] x86: pack CPU flags in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/190190f2-9b47-fc7c-dbe5-1d91fd389776@suse.com/mbox/"},{"id":131128,"url":"https://patchwork.plctlab.org/api/1.2/patches/131128/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-04T12:00:57","name":"RISC-V: move various alias entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d764412b-f5b0-1ce3-6903-e4b912b59567@suse.com/mbox/"},{"id":131235,"url":"https://patchwork.plctlab.org/api/1.2/patches/131235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/","msgid":"<0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com>","list_archive_url":null,"date":"2023-08-04T16:18:06","name":"as: Fix typo in manual","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0091366a-f5c2-d31b-301a-9be3938f1159@dcarew.com/mbox/"},{"id":131556,"url":"https://patchwork.plctlab.org/api/1.2/patches/131556/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-06T01:53:10","name":"RISC-V: Fix opcode entries of \"vmsge{,u}.vx\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c9f7dfdb4542f239b20d3bf2d61449fc707cdc07.1691286714.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131668,"url":"https://patchwork.plctlab.org/api/1.2/patches/131668/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/","msgid":"<1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-07T05:13:08","name":"RISC-V: Support extension version number 0.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f10468a4c8e5c5ba8984d2afa92bdca7be7f871.1691385124.git.research_trasio@irq.a4lg.com/mbox/"},{"id":131694,"url":"https://patchwork.plctlab.org/api/1.2/patches/131694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/","msgid":"<296de87b-cb6d-004e-bedc-d509c6361080@suse.com>","list_archive_url":null,"date":"2023-08-07T07:00:08","name":"RISC-V: move comment describing rules for riscv_opcodes[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/296de87b-cb6d-004e-bedc-d509c6361080@suse.com/mbox/"},{"id":131805,"url":"https://patchwork.plctlab.org/api/1.2/patches/131805/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/","msgid":"<20230807111029.2320238-2-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:04","name":"[01/45] *: Regenerate autoconf and aclocal files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-2-arsen@aarsen.me/mbox/"},{"id":131802,"url":"https://patchwork.plctlab.org/api/1.2/patches/131802/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/","msgid":"<20230807111029.2320238-3-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:05","name":"[02/45] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-3-arsen@aarsen.me/mbox/"},{"id":131808,"url":"https://patchwork.plctlab.org/api/1.2/patches/131808/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/","msgid":"<20230807111029.2320238-4-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:06","name":"[03/45] c++: source position of lambda captures [PR84471]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-4-arsen@aarsen.me/mbox/"},{"id":131823,"url":"https://patchwork.plctlab.org/api/1.2/patches/131823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/","msgid":"<20230807111029.2320238-5-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:07","name":"[04/45] Updated constants from ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-5-arsen@aarsen.me/mbox/"},{"id":131803,"url":"https://patchwork.plctlab.org/api/1.2/patches/131803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/","msgid":"<20230807111029.2320238-6-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:08","name":"[05/45] LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-6-arsen@aarsen.me/mbox/"},{"id":131813,"url":"https://patchwork.plctlab.org/api/1.2/patches/131813/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/","msgid":"<20230807111029.2320238-7-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:09","name":"[06/45] Darwin : Update libtool and dependencies for Darwin20 [PR97865]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-7-arsen@aarsen.me/mbox/"},{"id":131812,"url":"https://patchwork.plctlab.org/api/1.2/patches/131812/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/","msgid":"<20230807111029.2320238-8-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:10","name":"[07/45] configure: Do not build the ununsed libffi shared library.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-8-arsen@aarsen.me/mbox/"},{"id":131830,"url":"https://patchwork.plctlab.org/api/1.2/patches/131830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/","msgid":"<20230807111029.2320238-9-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:11","name":"[08/45] configure: When host-shared, pass --with-pic to in-tree lib configs.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-9-arsen@aarsen.me/mbox/"},{"id":131821,"url":"https://patchwork.plctlab.org/api/1.2/patches/131821/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/","msgid":"<20230807111029.2320238-10-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:12","name":"[09/45] configure: Implement --enable-host-pie","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-10-arsen@aarsen.me/mbox/"},{"id":131817,"url":"https://patchwork.plctlab.org/api/1.2/patches/131817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/","msgid":"<20230807111029.2320238-11-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:13","name":"[10/45] configure: Only create serdep.tmp if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-11-arsen@aarsen.me/mbox/"},{"id":131826,"url":"https://patchwork.plctlab.org/api/1.2/patches/131826/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/","msgid":"<20230807111029.2320238-12-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:14","name":"[11/45] configure, Darwin: Ensure overrides to host-pie are passed to gcc configure.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-12-arsen@aarsen.me/mbox/"},{"id":131838,"url":"https://patchwork.plctlab.org/api/1.2/patches/131838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/","msgid":"<20230807111029.2320238-13-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:15","name":"[12/45] Remove support for Intel MIC offloading","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-13-arsen@aarsen.me/mbox/"},{"id":131869,"url":"https://patchwork.plctlab.org/api/1.2/patches/131869/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/","msgid":"<20230807111029.2320238-14-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:16","name":"[13/45] configure: use OBJDUMP determined by libtool [PR95648]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-14-arsen@aarsen.me/mbox/"},{"id":131860,"url":"https://patchwork.plctlab.org/api/1.2/patches/131860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/","msgid":"<20230807111029.2320238-15-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:17","name":"[14/45] configure: Account CXXFLAGS in gcc-plugin.m4.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-15-arsen@aarsen.me/mbox/"},{"id":131840,"url":"https://patchwork.plctlab.org/api/1.2/patches/131840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/","msgid":"<20230807111029.2320238-16-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:18","name":"[15/45] Add TFLAGS to gcc'\''s GCC_FOR_TARGET","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-16-arsen@aarsen.me/mbox/"},{"id":131850,"url":"https://patchwork.plctlab.org/api/1.2/patches/131850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/","msgid":"<20230807111029.2320238-17-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:19","name":"[16/45] Merge modula-2 front end onto gcc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-17-arsen@aarsen.me/mbox/"},{"id":131870,"url":"https://patchwork.plctlab.org/api/1.2/patches/131870/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/","msgid":"<20230807111029.2320238-18-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:20","name":"[17/45] sync toplevel with GCC: drop 32b PA-RISC on HPUX in GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-18-arsen@aarsen.me/mbox/"},{"id":131847,"url":"https://patchwork.plctlab.org/api/1.2/patches/131847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/","msgid":"<20230807111029.2320238-19-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:21","name":"[18/45] Fix PR bootstrap/102389: --with-build-config=bootstrap-lto is broken","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-19-arsen@aarsen.me/mbox/"},{"id":131828,"url":"https://patchwork.plctlab.org/api/1.2/patches/131828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/","msgid":"<20230807111029.2320238-20-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:22","name":"[19/45] gcc: Add '\''mcf'\'' thread model support from mcfgthread","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-20-arsen@aarsen.me/mbox/"},{"id":131829,"url":"https://patchwork.plctlab.org/api/1.2/patches/131829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/","msgid":"<20230807111029.2320238-21-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:23","name":"[20/45] Darwin, config: Revise host config fragment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-21-arsen@aarsen.me/mbox/"},{"id":131843,"url":"https://patchwork.plctlab.org/api/1.2/patches/131843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/","msgid":"<20230807111029.2320238-22-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:24","name":"[21/45] configure: Allow host fragments to react to --enable-host-shared.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-22-arsen@aarsen.me/mbox/"},{"id":131873,"url":"https://patchwork.plctlab.org/api/1.2/patches/131873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/","msgid":"<20230807111029.2320238-23-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:25","name":"[22/45] mh-mingw: Set __USE_MINGW_ACCESS in missed C++ flags variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-23-arsen@aarsen.me/mbox/"},{"id":131839,"url":"https://patchwork.plctlab.org/api/1.2/patches/131839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/","msgid":"<20230807111029.2320238-24-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:26","name":"[23/45] mh-mingw: drop unused BOOT_CXXFLAGS variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-24-arsen@aarsen.me/mbox/"},{"id":131842,"url":"https://patchwork.plctlab.org/api/1.2/patches/131842/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/","msgid":"<20230807111029.2320238-25-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:27","name":"[24/45] config-ml.in: Suppress output from multi-do recipes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-25-arsen@aarsen.me/mbox/"},{"id":131939,"url":"https://patchwork.plctlab.org/api/1.2/patches/131939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/","msgid":"<20230807111029.2320238-26-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:28","name":"[25/45] Add D front-end, libphobos library, and D2 testsuite.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-26-arsen@aarsen.me/mbox/"},{"id":131851,"url":"https://patchwork.plctlab.org/api/1.2/patches/131851/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/","msgid":"<20230807111029.2320238-27-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:29","name":"[26/45] MSP430: Add -fno-exceptions multilib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-27-arsen@aarsen.me/mbox/"},{"id":131879,"url":"https://patchwork.plctlab.org/api/1.2/patches/131879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/","msgid":"<20230807111029.2320238-28-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:30","name":"[27/45] gcc: xtensa: add XCHAL_HAVE_{CLAMPS, DEPBITS, EXCLUSIVE, XEA3} to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-28-arsen@aarsen.me/mbox/"},{"id":131857,"url":"https://patchwork.plctlab.org/api/1.2/patches/131857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/","msgid":"<20230807111029.2320238-29-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:31","name":"[28/45] gcc: xtensa: add data alignment properties to dynconfig","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-29-arsen@aarsen.me/mbox/"},{"id":131883,"url":"https://patchwork.plctlab.org/api/1.2/patches/131883/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/","msgid":"<20230807111029.2320238-30-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:32","name":"[29/45] toplevel: reconcile few divergences with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-30-arsen@aarsen.me/mbox/"},{"id":131844,"url":"https://patchwork.plctlab.org/api/1.2/patches/131844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/","msgid":"<20230807111029.2320238-31-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:33","name":"[30/45] Generic configury support for shared libs on VxWorks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-31-arsen@aarsen.me/mbox/"},{"id":131861,"url":"https://patchwork.plctlab.org/api/1.2/patches/131861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/","msgid":"<20230807111029.2320238-32-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:34","name":"[31/45] Fix hppa64-hpux11 build to remove source paths from embedded path.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-32-arsen@aarsen.me/mbox/"},{"id":131884,"url":"https://patchwork.plctlab.org/api/1.2/patches/131884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/","msgid":"<20230807111029.2320238-33-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:35","name":"[32/45] libtool.m4: Sort output of '\''find'\'' to enable deterministic builds.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-33-arsen@aarsen.me/mbox/"},{"id":131846,"url":"https://patchwork.plctlab.org/api/1.2/patches/131846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/","msgid":"<20230807111029.2320238-34-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:36","name":"[33/45,ARM/FDPIC,v6,02/24,ARM] FDPIC: Handle arm*-*-uclinuxfdpiceabi in configure scripts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-34-arsen@aarsen.me/mbox/"},{"id":131845,"url":"https://patchwork.plctlab.org/api/1.2/patches/131845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/","msgid":"<20230807111029.2320238-35-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:37","name":"[34/45] Do not use HAVE_DOS_BASED_FILE_SYSTEM for Cygwin.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-35-arsen@aarsen.me/mbox/"},{"id":131864,"url":"https://patchwork.plctlab.org/api/1.2/patches/131864/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/","msgid":"<20230807111029.2320238-36-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:38","name":"[35/45] Makefile.def: drop remnants of unused libelf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-36-arsen@aarsen.me/mbox/"},{"id":131891,"url":"https://patchwork.plctlab.org/api/1.2/patches/131891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/","msgid":"<20230807111029.2320238-37-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:39","name":"[36/45] d: Import dmd b8384668f, druntime e6caaab9, phobos 5ab9ad256 (v2.098.0-beta.1)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-37-arsen@aarsen.me/mbox/"},{"id":131876,"url":"https://patchwork.plctlab.org/api/1.2/patches/131876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/","msgid":"<20230807111029.2320238-38-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:40","name":"[37/45] Collect both user and kernel events for autofdo tests and autoprofiledbootstrap","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-38-arsen@aarsen.me/mbox/"},{"id":131887,"url":"https://patchwork.plctlab.org/api/1.2/patches/131887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/","msgid":"<20230807111029.2320238-39-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:41","name":"[38/45] Fix collection and processing of autoprofile data for target libs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-39-arsen@aarsen.me/mbox/"},{"id":131881,"url":"https://patchwork.plctlab.org/api/1.2/patches/131881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/","msgid":"<20230807111029.2320238-40-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:42","name":"[39/45] Fix autoprofiledbootstrap build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-40-arsen@aarsen.me/mbox/"},{"id":131867,"url":"https://patchwork.plctlab.org/api/1.2/patches/131867/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/","msgid":"<20230807111029.2320238-41-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:43","name":"[40/45] Disable warnings as errors for STAGEautofeedback.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-41-arsen@aarsen.me/mbox/"},{"id":131848,"url":"https://patchwork.plctlab.org/api/1.2/patches/131848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/","msgid":"<20230807111029.2320238-42-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:44","name":"[41/45] Revert \"Fix PR 67102: Add libstdc++ dependancy to libffi\" [PR67102]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-42-arsen@aarsen.me/mbox/"},{"id":131892,"url":"https://patchwork.plctlab.org/api/1.2/patches/131892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/","msgid":"<20230807111029.2320238-43-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:45","name":"[42/45] PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-43-arsen@aarsen.me/mbox/"},{"id":131885,"url":"https://patchwork.plctlab.org/api/1.2/patches/131885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/","msgid":"<20230807111029.2320238-44-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:46","name":"[43/45] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-44-arsen@aarsen.me/mbox/"},{"id":131871,"url":"https://patchwork.plctlab.org/api/1.2/patches/131871/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/","msgid":"<20230807111029.2320238-45-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:47","name":"[44/45] Use substituted GDCFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-45-arsen@aarsen.me/mbox/"},{"id":131894,"url":"https://patchwork.plctlab.org/api/1.2/patches/131894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/","msgid":"<20230807111029.2320238-46-arsen@aarsen.me>","list_archive_url":null,"date":"2023-08-07T11:07:48","name":"[45/45] toplevel: Substitute GDCFLAGS instead of using CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807111029.2320238-46-arsen@aarsen.me/mbox/"},{"id":132289,"url":"https://patchwork.plctlab.org/api/1.2/patches/132289/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/","msgid":"<20230807172603.33596-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-07T17:26:03","name":"ld: Build libpr23169a.so with -z lazy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230807172603.33596-1-hjl.tools@gmail.com/mbox/"},{"id":132464,"url":"https://patchwork.plctlab.org/api/1.2/patches/132464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/","msgid":"<77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T00:24:04","name":"[v3,1/1] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77491cbd8015de2d1c9c72cd8469bca4049e12b2.1691454209.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132471,"url":"https://patchwork.plctlab.org/api/1.2/patches/132471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/","msgid":"<20230808012403.1650515-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:23:59","name":"[1/2] ld: Fix relocatable.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-1-sam@gentoo.org/mbox/"},{"id":132472,"url":"https://patchwork.plctlab.org/api/1.2/patches/132472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/","msgid":"<20230808012403.1650515-2-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-08T01:24:00","name":"[2/2] ld: Fix retain7a.d XFAIL/notarget entry for hppa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808012403.1650515-2-sam@gentoo.org/mbox/"},{"id":132498,"url":"https://patchwork.plctlab.org/api/1.2/patches/132498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"<3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-08T03:17:45","name":"[RFC,1/2] RISC-V: Base for complex extension implications","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3a5169493b87c0769accb58056cb0c0770d84667.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132499,"url":"https://patchwork.plctlab.org/api/1.2/patches/132499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T03:17:46","name":"[RFC,2/2] RISC-V: Add '\''Zicntr'\'' and '\''Zihpm'\'' support with compatibility measures","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bd3eb7f4685c8645f45fded64fa69a962176d718.1691464661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132505,"url":"https://patchwork.plctlab.org/api/1.2/patches/132505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:16:42","name":"RISC-V: Prohibit combination of '\''E'\'' and '\''H'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc00abb4a434cdb7982eb92e3d2ab15868a745d2.1691468158.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132506,"url":"https://patchwork.plctlab.org/api/1.2/patches/132506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-08T04:36:27","name":"RISC-V: Update ratified '\''Ztso'\'' extension version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3f5898021ba21d9ad855b325cef92019a17b04d.1691469367.git.research_trasio@irq.a4lg.com/mbox/"},{"id":132519,"url":"https://patchwork.plctlab.org/api/1.2/patches/132519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:17","name":"[1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-1-mengqinggang@loongson.cn/mbox/"},{"id":132520,"url":"https://patchwork.plctlab.org/api/1.2/patches/132520/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/","msgid":"<20230808114518.2058726-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-08T11:45:18","name":"[2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230808114518.2058726-2-mengqinggang@loongson.cn/mbox/"},{"id":132524,"url":"https://patchwork.plctlab.org/api/1.2/patches/132524/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/","msgid":"<780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com>","list_archive_url":null,"date":"2023-08-08T13:09:21","name":"[GAS] aarch64: Enable Cortex-A520 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/780449c2-d1bf-cd70-d585-02d06db1c1be@arm.com/mbox/"},{"id":132526,"url":"https://patchwork.plctlab.org/api/1.2/patches/132526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-08-08T14:18:39","name":"Add basic support for RISC-V 64-bit EFI objects","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmttt9hb28.fsf@suse.de/mbox/"},{"id":132966,"url":"https://patchwork.plctlab.org/api/1.2/patches/132966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:13","name":"PR30724, cygwin ld performance regression since 014a602b86","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLN6eSxmIH86CSq@squeak.grove.modra.org/mbox/"},{"id":132968,"url":"https://patchwork.plctlab.org/api/1.2/patches/132968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:21:56","name":"Add ld makefile dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOFNz69x7MWl7Y@squeak.grove.modra.org/mbox/"},{"id":132969,"url":"https://patchwork.plctlab.org/api/1.2/patches/132969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-08T23:25:01","name":"Rename bfd_bread and bfd_bwrite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNLOzSRCvRcYQzn7@squeak.grove.modra.org/mbox/"},{"id":133014,"url":"https://patchwork.plctlab.org/api/1.2/patches/133014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:38","name":"[v1,1/2] LoongArch: Fix pcaddi format string","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-2-mengqinggang@loongson.cn/mbox/"},{"id":133015,"url":"https://patchwork.plctlab.org/api/1.2/patches/133015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/","msgid":"<20230809013939.3388720-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T01:39:39","name":"[v1,2/2] LoongArch: Add support for \"pcaddi rd, label\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809013939.3388720-3-mengqinggang@loongson.cn/mbox/"},{"id":133140,"url":"https://patchwork.plctlab.org/api/1.2/patches/133140/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/","msgid":"<20230809093028.562674-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-09T09:30:28","name":"readelf -d RELASZ excludes .rela.plt size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809093028.562674-1-mengqinggang@loongson.cn/mbox/"},{"id":133301,"url":"https://patchwork.plctlab.org/api/1.2/patches/133301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/","msgid":"<4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com>","list_archive_url":null,"date":"2023-08-09T15:25:02","name":"gas: purge md_elf_section_word()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4253a246-b50e-3d94-d1c5-bad157a891cc@suse.com/mbox/"},{"id":133380,"url":"https://patchwork.plctlab.org/api/1.2/patches/133380/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/","msgid":"<20230809175337.1108580-1-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-09T17:53:38","name":"Re-map value of NT_RISCV_CSR to not collide with the value of NT_RISCV_VECTOR in Linux kernel header file '\''include/uapi/linux/elf.h'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809175337.1108580-1-greg.savin@sifive.com/mbox/"},{"id":133439,"url":"https://patchwork.plctlab.org/api/1.2/patches/133439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/","msgid":"<20230809191612.12464-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-09T19:16:12","name":"bpf: use w regs in 32-bit non-fetch atomic pseudo-c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230809191612.12464-1-david.faust@oracle.com/mbox/"},{"id":133660,"url":"https://patchwork.plctlab.org/api/1.2/patches/133660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/","msgid":"<20230810022140.3030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-10T02:21:40","name":"Make sure DW_CFA_advance_loc4 is in the same frag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810022140.3030-1-hejinyang@loongson.cn/mbox/"},{"id":133676,"url":"https://patchwork.plctlab.org/api/1.2/patches/133676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:33:46","name":"warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRamusOvj0f+x5T@squeak.grove.modra.org/mbox/"},{"id":133678,"url":"https://patchwork.plctlab.org/api/1.2/patches/133678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T03:36:41","name":"gdb: warn unused result for bfd IO functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNRbSREoB52gfDWx@squeak.grove.modra.org/mbox/"},{"id":133701,"url":"https://patchwork.plctlab.org/api/1.2/patches/133701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-10T06:13:24","name":"sim --enable-cgen-maint","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNSABGfKw5oUdQWL@squeak.grove.modra.org/mbox/"},{"id":134150,"url":"https://patchwork.plctlab.org/api/1.2/patches/134150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184828.3014191-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:28","name":"[1/2] gprofng: fix typos in get_realpath() and check_executable()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184828.3014191-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134152,"url":"https://patchwork.plctlab.org/api/1.2/patches/134152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/","msgid":"<20230810184849.3014338-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-10T18:48:48","name":"[2/2] gprofng: pass gprofng location to gp-display-gui","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810184849.3014338-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":134237,"url":"https://patchwork.plctlab.org/api/1.2/patches/134237/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-2-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:21","name":"[v2,1/2] Reset note name of NT_RISCV_CSR to \"GDB\" to be consistent with the intent described in commit db6092f3aec43ea4d10efc5ff74274f04cdc0ad6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-2-greg.savin@sifive.com/mbox/"},{"id":134236,"url":"https://patchwork.plctlab.org/api/1.2/patches/134236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/","msgid":"<20230810221122.1155980-3-greg.savin@sifive.com>","list_archive_url":null,"date":"2023-08-10T22:11:22","name":"[v2,2/2] Propagate NT_RISCV_VECTOR from Linux kernel headers to binutils. The value is identical to pre-existing NT_RISCV_CSR but the note names different (NT_RISCV_CSR is \"GDB\" and NT_RISCV_VECTOR is \"CORE\")","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230810221122.1155980-3-greg.savin@sifive.com/mbox/"},{"id":134285,"url":"https://patchwork.plctlab.org/api/1.2/patches/134285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:12","name":"[REVIEW,ONLY,1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c535d608297289995fa7b0372ccb9cdb47e3edc.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134286,"url":"https://patchwork.plctlab.org/api/1.2/patches/134286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/","msgid":"<30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-11T02:39:13","name":"[REVIEW,ONLY,2/2] UNRATIFIED RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/30eff2590895aa3647150c5143db9bf510dabeb5.1691721525.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134307,"url":"https://patchwork.plctlab.org/api/1.2/patches/134307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-11T04:17:33","name":"[v4] RISC-V: Add support for the '\''Zihintntl'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4d23c7621e884bd6f27570bf4151a8814ff40a9.1691727434.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134354,"url":"https://patchwork.plctlab.org/api/1.2/patches/134354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/","msgid":"<3d540eef-9167-1559-9414-111e6c23498d@suse.com>","list_archive_url":null,"date":"2023-08-11T08:07:50","name":"gas: make S_IS_LOCAL() and S_IS_EXTERNAL() exclusive of one another","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d540eef-9167-1559-9414-111e6c23498d@suse.com/mbox/"},{"id":134356,"url":"https://patchwork.plctlab.org/api/1.2/patches/134356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/","msgid":"<20230811081040.20681-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-08-11T08:10:40","name":"LoongArch: Enable gas sort relocs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230811081040.20681-1-hejinyang@loongson.cn/mbox/"},{"id":134490,"url":"https://patchwork.plctlab.org/api/1.2/patches/134490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/","msgid":"<57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com>","list_archive_url":null,"date":"2023-08-11T13:16:21","name":"PPC: remove indirection from struct pd_reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d5110e-3327-ee71-4794-16807a0f3ea9@suse.com/mbox/"},{"id":134491,"url":"https://patchwork.plctlab.org/api/1.2/patches/134491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/","msgid":"<5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com>","list_archive_url":null,"date":"2023-08-11T13:18:30","name":"RISC-V: remove indirection from register tables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d511e35-5876-b5bb-7a50-420e317ebae5@suse.com/mbox/"},{"id":134557,"url":"https://patchwork.plctlab.org/api/1.2/patches/134557/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/","msgid":"<1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com>","list_archive_url":null,"date":"2023-08-11T15:10:56","name":"[Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b00c818-a0e5-033a-0299-03a75ebbd02a@arm.com/mbox/"},{"id":134791,"url":"https://patchwork.plctlab.org/api/1.2/patches/134791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/","msgid":"<59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T01:51:02","name":"RISC-V: Add \"OP_P\" to .insn named opcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/59e21b61a95f323f0771e528c23166f110e2e19d.1691805058.git.research_trasio@irq.a4lg.com/mbox/"},{"id":134863,"url":"https://patchwork.plctlab.org/api/1.2/patches/134863/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-12T10:31:37","name":"PR30715, VAX: md_create_long_jump","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNdfiWvOzkQQYQCy@squeak.grove.modra.org/mbox/"},{"id":134906,"url":"https://patchwork.plctlab.org/api/1.2/patches/134906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/","msgid":"<846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-12T16:28:45","name":"RISC-V: Make \"fli.h\" available to '\''Zvfh'\'' + '\''Zfa'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/846929799c325fad57040e1c7560a0ed4d801065.1691857665.git.research_trasio@irq.a4lg.com/mbox/"},{"id":135114,"url":"https://patchwork.plctlab.org/api/1.2/patches/135114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/","msgid":"<20230814033336.441534-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-14T03:33:29","name":"ld: fix relocatable, retain7a target pattens for HPPA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814033336.441534-1-sam@gentoo.org/mbox/"},{"id":135158,"url":"https://patchwork.plctlab.org/api/1.2/patches/135158/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/","msgid":"<20230814064535.3228154-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-14T06:45:35","name":"[v2] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230814064535.3228154-1-haochen.jiang@intel.com/mbox/"},{"id":135190,"url":"https://patchwork.plctlab.org/api/1.2/patches/135190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-14T08:05:11","name":"Remove fall-back prune_warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZNngNyguuLNoU8Ab@squeak.grove.modra.org/mbox/"},{"id":135358,"url":"https://patchwork.plctlab.org/api/1.2/patches/135358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T11:56:53","name":"x86: remove indirection from bx[] and di_si[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e05223c9-40d4-ae46-5b5a-3d0f7e1e6d79@suse.com/mbox/"},{"id":135438,"url":"https://patchwork.plctlab.org/api/1.2/patches/135438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/","msgid":"<61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com>","list_archive_url":null,"date":"2023-08-14T13:48:21","name":"[1/2] gas/ELF: allow \"inheriting\" section attributes and type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61c83a56-fe09-1c86-32d0-25535dd7e96f@suse.com/mbox/"},{"id":135439,"url":"https://patchwork.plctlab.org/api/1.2/patches/135439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:48:56","name":"[2/2] gas/ELF: widen use of $dump_opts in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3b4fc0c-d7b2-2e6b-e05c-bd630217c7c9@suse.com/mbox/"},{"id":135442,"url":"https://patchwork.plctlab.org/api/1.2/patches/135442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-14T13:51:43","name":"bfd: correct relocation handling for objcopy COFF -> ELF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a40f651f-30cd-4ac8-d230-d3b27f8e2457@suse.com/mbox/"},{"id":135648,"url":"https://patchwork.plctlab.org/api/1.2/patches/135648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/","msgid":"<20230815104821.41855-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T10:48:21","name":"MIPS: recoginze mipsisa64 as 64bit CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815104821.41855-1-yunqiang.su@cipunited.com/mbox/"},{"id":135649,"url":"https://patchwork.plctlab.org/api/1.2/patches/135649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/","msgid":"<20230815111351.140551-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-15T11:13:51","name":"MIPS: Fix Irix gas testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815111351.140551-1-yunqiang.su@cipunited.com/mbox/"},{"id":135676,"url":"https://patchwork.plctlab.org/api/1.2/patches/135676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-15T15:58:17","name":"[v2,Binutils] aarch64: Enable Cortex-A720 CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b95ca70c-df57-1c54-aa86-0ea75df42207@arm.com/mbox/"},{"id":135696,"url":"https://patchwork.plctlab.org/api/1.2/patches/135696/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/","msgid":"<20230815194941.540603-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-15T19:49:41","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230815194941.540603-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135713,"url":"https://patchwork.plctlab.org/api/1.2/patches/135713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/","msgid":"<20230816025135.613166-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-16T02:51:35","name":"gprofng: Use execvp instead of execv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816025135.613166-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":135719,"url":"https://patchwork.plctlab.org/api/1.2/patches/135719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/","msgid":"<20230816044259.2675531-2-amerey@redhat.com>","list_archive_url":null,"date":"2023-08-16T04:42:52","name":"[1/7] config/debuginfod.m4: Add check for libdebuginfod 0.188","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230816044259.2675531-2-amerey@redhat.com/mbox/"},{"id":135787,"url":"https://patchwork.plctlab.org/api/1.2/patches/135787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-08-16T15:55:29","name":"[1/1,v2] aarch64: Improve naming conventions for A-profile architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8ja5ur7zim.fsf@e125768.cambridge.arm.com/mbox/"},{"id":135843,"url":"https://patchwork.plctlab.org/api/1.2/patches/135843/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/","msgid":"<20230817034046.438336-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:40:46","name":"MIPS: fix readelf -S bintest test for N64 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817034046.438336-1-yunqiang.su@cipunited.com/mbox/"},{"id":135844,"url":"https://patchwork.plctlab.org/api/1.2/patches/135844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/","msgid":"<20230817035805.551641-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-17T03:58:05","name":"MIPS: Fix binutils-all tests for r6 default triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817035805.551641-1-yunqiang.su@cipunited.com/mbox/"},{"id":135845,"url":"https://patchwork.plctlab.org/api/1.2/patches/135845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/","msgid":"<20230817042005.2985898-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:19:44","name":"ld: ld-lib.exp: log failed dump.out contents for debugging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042005.2985898-1-sam@gentoo.org/mbox/"},{"id":135846,"url":"https://patchwork.plctlab.org/api/1.2/patches/135846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/","msgid":"<20230817042241.2987128-1-sam@gentoo.org>","list_archive_url":null,"date":"2023-08-17T04:21:51","name":"ld: testsuite: adjust property-{3, 4{, a}, 5} test cases for glibc baseline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817042241.2987128-1-sam@gentoo.org/mbox/"},{"id":135860,"url":"https://patchwork.plctlab.org/api/1.2/patches/135860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/","msgid":"<20230817080600.13169-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:00","name":"[COMMITTED] bpf: gas: consolidate handling of immediate overflows","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080600.13169-1-jose.marchesi@oracle.com/mbox/"},{"id":135862,"url":"https://patchwork.plctlab.org/api/1.2/patches/135862/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/","msgid":"<20230817080641.13240-1-jose.marchesi@oracle.com>","list_archive_url":null,"date":"2023-08-17T08:06:41","name":"[COMMITTED] gas: tc-sparc.c: undo spurious change in 5be1b787276d2adbe85ae7febc709ca517b62f08","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817080641.13240-1-jose.marchesi@oracle.com/mbox/"},{"id":135880,"url":"https://patchwork.plctlab.org/api/1.2/patches/135880/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-17T12:25:36","name":"generated bfd files, and kvx regen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZN4RwPEsdlFe3L08@squeak.grove.modra.org/mbox/"},{"id":135929,"url":"https://patchwork.plctlab.org/api/1.2/patches/135929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/","msgid":"<20230817180508.120318-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:05:04","name":"RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180508.120318-2-ishitatsuyuki@gmail.com/mbox/"},{"id":135930,"url":"https://patchwork.plctlab.org/api/1.2/patches/135930/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:34","name":"[1/4] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-3-ishitatsuyuki@gmail.com/mbox/"},{"id":135931,"url":"https://patchwork.plctlab.org/api/1.2/patches/135931/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:35","name":"[2/4] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-4-ishitatsuyuki@gmail.com/mbox/"},{"id":135932,"url":"https://patchwork.plctlab.org/api/1.2/patches/135932/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:36","name":"[3/4] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-5-ishitatsuyuki@gmail.com/mbox/"},{"id":135933,"url":"https://patchwork.plctlab.org/api/1.2/patches/135933/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/","msgid":"<20230817180852.121628-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-17T18:08:37","name":"[4/4] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230817180852.121628-6-ishitatsuyuki@gmail.com/mbox/"},{"id":135980,"url":"https://patchwork.plctlab.org/api/1.2/patches/135980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/","msgid":"<20230818040710.62018-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-08-18T04:07:10","name":"[Committed] RISC-V: Report \"c or zca\" for INSN_CLASS_C when error reporting.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818040710.62018-1-nelson@rivosinc.com/mbox/"},{"id":135994,"url":"https://patchwork.plctlab.org/api/1.2/patches/135994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/","msgid":"<20230818090220.965655-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-08-18T09:02:20","name":"LoongArch: gas: Fix make check-gas crash","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818090220.965655-1-mengqinggang@loongson.cn/mbox/"},{"id":136001,"url":"https://patchwork.plctlab.org/api/1.2/patches/136001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/","msgid":"<20230818095053.2340246-1-ying.huang@oss.cipunited.com>","list_archive_url":null,"date":"2023-08-18T09:50:53","name":"MIPS: Change all E_MIPS_* to EF_MIPS_*","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230818095053.2340246-1-ying.huang@oss.cipunited.com/mbox/"},{"id":136082,"url":"https://patchwork.plctlab.org/api/1.2/patches/136082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/","msgid":"<20230819074518.2253226-1-shorne@gmail.com>","list_archive_url":null,"date":"2023-08-19T07:45:18","name":"sim: or1k: Eliminate dangerous RWX load segments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230819074518.2253226-1-shorne@gmail.com/mbox/"},{"id":136262,"url":"https://patchwork.plctlab.org/api/1.2/patches/136262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:35","name":"[v2,1/4] MIPS: Use 64-bit ABIs by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-1-yunqiang.su@cipunited.com/mbox/"},{"id":136263,"url":"https://patchwork.plctlab.org/api/1.2/patches/136263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:36","name":"[v2,2/4] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-2-yunqiang.su@cipunited.com/mbox/"},{"id":136264,"url":"https://patchwork.plctlab.org/api/1.2/patches/136264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:37","name":"[v2,3/4] Gold/MIPS: Drop mips*le triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-3-yunqiang.su@cipunited.com/mbox/"},{"id":136265,"url":"https://patchwork.plctlab.org/api/1.2/patches/136265/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/","msgid":"<20230820145838.1215027-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T14:58:38","name":"[v2,4/4] Gold/MIPS: Add MIPS64 support for --eanble-targets option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820145838.1215027-4-yunqiang.su@cipunited.com/mbox/"},{"id":136284,"url":"https://patchwork.plctlab.org/api/1.2/patches/136284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:56","name":"[v3,1/2] Gold/MIPS: Improve MIPS support in configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-1-yunqiang.su@cipunited.com/mbox/"},{"id":136285,"url":"https://patchwork.plctlab.org/api/1.2/patches/136285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/","msgid":"<20230820171457.1377429-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-20T17:14:57","name":"[v3,2/2] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230820171457.1377429-2-yunqiang.su@cipunited.com/mbox/"},{"id":136342,"url":"https://patchwork.plctlab.org/api/1.2/patches/136342/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:05","name":"[1/2] RISC-V: Add complex CSR error handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e00819a3822f4f793c79663deff121e7e60ea8b.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136341,"url":"https://patchwork.plctlab.org/api/1.2/patches/136341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/","msgid":"<16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-21T07:27:06","name":"[2/2] RISC-V: Add indirect CSR Access Extensions and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/16eb8bc43544bb51c0b5a2a24d73ded82f85b486.1692602822.git.research_trasio@irq.a4lg.com/mbox/"},{"id":136368,"url":"https://patchwork.plctlab.org/api/1.2/patches/136368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-21T10:42:55","name":"bfd_close_all_done bug and bfd_last_cache","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOM/r+CVUyFVrQZO@squeak.grove.modra.org/mbox/"},{"id":136413,"url":"https://patchwork.plctlab.org/api/1.2/patches/136413/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/","msgid":"<20230821170018.5704-1-david.faust@oracle.com>","list_archive_url":null,"date":"2023-08-21T17:00:18","name":"bpf: correct neg and neg32 instruction encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230821170018.5704-1-david.faust@oracle.com/mbox/"},{"id":136429,"url":"https://patchwork.plctlab.org/api/1.2/patches/136429/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:03:13","name":"kvx-linux config","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7QXLpvU1EFzV8@squeak.grove.modra.org/mbox/"},{"id":136430,"url":"https://patchwork.plctlab.org/api/1.2/patches/136430/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T00:05:31","name":"kvx_dis_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOP7y8+6yksOVZAK@squeak.grove.modra.org/mbox/"},{"id":136443,"url":"https://patchwork.plctlab.org/api/1.2/patches/136443/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-22T02:23:20","name":"objdump: file name table entry count check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOQcGOqFn749Uarv@squeak.grove.modra.org/mbox/"},{"id":136562,"url":"https://patchwork.plctlab.org/api/1.2/patches/136562/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/","msgid":"<20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2023-08-22T16:01:42","name":"kvx: fix 32-bit build and validation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230822160142.ocnjgkuboicpncii@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":136611,"url":"https://patchwork.plctlab.org/api/1.2/patches/136611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/","msgid":"<87wmxmu118.fsf@tromey.com>","list_archive_url":null,"date":"2023-08-22T23:09:55","name":"[gmane.comp.gdb.patches] Simplify definition of GUILE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxmu118.fsf@tromey.com/mbox/"},{"id":136616,"url":"https://patchwork.plctlab.org/api/1.2/patches/136616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:37:20","name":"bfd_get_symbol_leading_char vs. \"\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVi0Fjw5fb6SH7S@squeak.grove.modra.org/mbox/"},{"id":136617,"url":"https://patchwork.plctlab.org/api/1.2/patches/136617/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:40:12","name":"bfd kvx formatting fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVjfCY4TrXFgGFt@squeak.grove.modra.org/mbox/"},{"id":136618,"url":"https://patchwork.plctlab.org/api/1.2/patches/136618/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:42:03","name":"kvx bfd signed calculations and _bfd_kvx_elf_resolve_relocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVj60Dhkc+eyrPE@squeak.grove.modra.org/mbox/"},{"id":136619,"url":"https://patchwork.plctlab.org/api/1.2/patches/136619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:43:08","name":"kvx: asan: out-of-bounds read","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkLP7thqPpuUoI@squeak.grove.modra.org/mbox/"},{"id":136620,"url":"https://patchwork.plctlab.org/api/1.2/patches/136620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:44:37","name":"kvx: ubsan: integer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVkhY18ZjaQhksv@squeak.grove.modra.org/mbox/"},{"id":136621,"url":"https://patchwork.plctlab.org/api/1.2/patches/136621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-23T01:46:04","name":"kvx: O_pseudo_fixup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOVk3MDa7IhIDBID@squeak.grove.modra.org/mbox/"},{"id":136629,"url":"https://patchwork.plctlab.org/api/1.2/patches/136629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/","msgid":"<20230823033433.4008137-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2023-08-23T03:34:33","name":"[RFC,v3] Support Intel AVX10.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823033433.4008137-1-haochen.jiang@intel.com/mbox/"},{"id":136684,"url":"https://patchwork.plctlab.org/api/1.2/patches/136684/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-2-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:20","name":"[1/4] kvx: remove kvx_elf64_linux_vec","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-2-piannetta@kalrayinc.com/mbox/"},{"id":136685,"url":"https://patchwork.plctlab.org/api/1.2/patches/136685/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-3-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:21","name":"[2/4] kvx: fix handling of STB_GNU_UNIQUE symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-3-piannetta@kalrayinc.com/mbox/"},{"id":136681,"url":"https://patchwork.plctlab.org/api/1.2/patches/136681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-4-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:22","name":"[3/4] kvx: use {u,}int32_t and {u,}int64_t","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-4-piannetta@kalrayinc.com/mbox/"},{"id":136682,"url":"https://patchwork.plctlab.org/api/1.2/patches/136682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/","msgid":"<20230823143923.10105-5-piannetta@kalrayinc.com>","list_archive_url":null,"date":"2023-08-23T14:39:23","name":"[4/4] kvx: bfd/config.bfd & ld/configure.tgt","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823143923.10105-5-piannetta@kalrayinc.com/mbox/"},{"id":136693,"url":"https://patchwork.plctlab.org/api/1.2/patches/136693/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/","msgid":"<20230823154733.276739-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-23T15:47:33","name":"x86: Fix DT_JMPREL/DT_PLTRELSZ when relocs share a section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230823154733.276739-1-hjl.tools@gmail.com/mbox/"},{"id":136758,"url":"https://patchwork.plctlab.org/api/1.2/patches/136758/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:22:56","name":"nds32, sh, kvx: DT_JMPREL/DT_PLTRELSZ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3QNjRWbzhqk6o@squeak.grove.modra.org/mbox/"},{"id":136759,"url":"https://patchwork.plctlab.org/api/1.2/patches/136759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-24T06:23:37","name":"kvx: workaround gcc-4.5 bug","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOb3afjJrvFIB8oq@squeak.grove.modra.org/mbox/"},{"id":136810,"url":"https://patchwork.plctlab.org/api/1.2/patches/136810/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/","msgid":"<20230824113249.1197514-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-24T11:32:49","name":"libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230824113249.1197514-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136889,"url":"https://patchwork.plctlab.org/api/1.2/patches/136889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T02:03:35","name":"PR30794, PowerPC gold: internal error in add_output_section_to_load","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgL99oP0QA0sIjP@squeak.grove.modra.org/mbox/"},{"id":136893,"url":"https://patchwork.plctlab.org/api/1.2/patches/136893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T03:23:29","name":"Should we require GNU make in binutils?","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOgesf+pTitJDdSN@squeak.grove.modra.org/mbox/"},{"id":136904,"url":"https://patchwork.plctlab.org/api/1.2/patches/136904/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T06:33:32","name":"som: buffer overflow writing strings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOhLPCtC/vrqPkD7@squeak.grove.modra.org/mbox/"},{"id":136915,"url":"https://patchwork.plctlab.org/api/1.2/patches/136915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/","msgid":"<7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com>","list_archive_url":null,"date":"2023-08-25T12:44:47","name":"[1/5] x86: correct source used for two non-AVX512 VEXWIG tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d866bdc-08f3-5ac4-c656-fd699427f734@suse.com/mbox/"},{"id":136917,"url":"https://patchwork.plctlab.org/api/1.2/patches/136917/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/","msgid":"<4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com>","list_archive_url":null,"date":"2023-08-25T12:45:28","name":"[2/5] x86: rename CpuPCLMUL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4ba8c9d4-a83c-3233-1598-b03a5a604091@suse.com/mbox/"},{"id":136919,"url":"https://patchwork.plctlab.org/api/1.2/patches/136919/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/","msgid":"","list_archive_url":null,"date":"2023-08-25T12:46:44","name":"[3/5] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da4836a1-dd11-5803-1af4-37d5bf7bc299@suse.com/mbox/"},{"id":136918,"url":"https://patchwork.plctlab.org/api/1.2/patches/136918/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/","msgid":"<999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:04","name":"[4/5] x86: unindent most of set_cpu_arch()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/999dae6f-d93f-7e4c-37e3-2c61da65f47e@suse.com/mbox/"},{"id":136920,"url":"https://patchwork.plctlab.org/api/1.2/patches/136920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/","msgid":"<990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com>","list_archive_url":null,"date":"2023-08-25T12:47:45","name":"[5/5] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/990c83c3-0776-efdd-e162-5c367f4ebdc2@suse.com/mbox/"},{"id":136921,"url":"https://patchwork.plctlab.org/api/1.2/patches/136921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/","msgid":"<8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com>","list_archive_url":null,"date":"2023-08-25T12:49:39","name":"x86: drop Size64 from VMOVQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eebdcb2-349f-0555-b32f-d68c66236f0d@suse.com/mbox/"},{"id":136922,"url":"https://patchwork.plctlab.org/api/1.2/patches/136922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/","msgid":"<20230825150703.3414527-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-08-25T15:07:03","name":"gprofng: Set LD_LIBRARY_PATH, GPROFNG_SYSCONFDIR for all tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825150703.3414527-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":136929,"url":"https://patchwork.plctlab.org/api/1.2/patches/136929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/","msgid":"<20230825165333.34510-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-08-25T16:53:34","name":"[v2] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230825165333.34510-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":136949,"url":"https://patchwork.plctlab.org/api/1.2/patches/136949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-25T23:50:16","name":"ld .deps/*.Pc files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOk+OHz241gGN8Nz@squeak.grove.modra.org/mbox/"},{"id":136950,"url":"https://patchwork.plctlab.org/api/1.2/patches/136950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:26:30","name":"ld STRINGIFY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlUxrxUkvuW/Y5O@squeak.grove.modra.org/mbox/"},{"id":136951,"url":"https://patchwork.plctlab.org/api/1.2/patches/136951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-26T01:52:00","name":"opcodes i386 and ia64 gen file warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOlawCA30r9oot77@squeak.grove.modra.org/mbox/"},{"id":136967,"url":"https://patchwork.plctlab.org/api/1.2/patches/136967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:42:34","name":"sanity check n_numaux","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUOnOjukgzigaE@squeak.grove.modra.org/mbox/"},{"id":136968,"url":"https://patchwork.plctlab.org/api/1.2/patches/136968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:43:42","name":"Confusion in coff_object_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrUfpz/u2JPhrYA@squeak.grove.modra.org/mbox/"},{"id":136969,"url":"https://patchwork.plctlab.org/api/1.2/patches/136969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T04:48:58","name":"comdat_hash memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOrVuuFOiytHN6zN@squeak.grove.modra.org/mbox/"},{"id":136983,"url":"https://patchwork.plctlab.org/api/1.2/patches/136983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-27T12:02:57","name":"PE dos_message","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOs7cbn1QMhdUKLi@squeak.grove.modra.org/mbox/"},{"id":136997,"url":"https://patchwork.plctlab.org/api/1.2/patches/136997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:35","name":"[committed,1/6] Gold: Add targ_extra_little_endian to configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-1-yunqiang.su@cipunited.com/mbox/"},{"id":137000,"url":"https://patchwork.plctlab.org/api/1.2/patches/137000/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-2-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:36","name":"[committed,2/6] Gold/MIPS: Use EM_MIPS instead of EM_MIPS_RS3_LE for little endian","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-2-yunqiang.su@cipunited.com/mbox/"},{"id":137001,"url":"https://patchwork.plctlab.org/api/1.2/patches/137001/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-3-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:37","name":"[committed,3/6] Gold/MIPS: Drop mips*le/mips*el* triple pattern","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-3-yunqiang.su@cipunited.com/mbox/"},{"id":137002,"url":"https://patchwork.plctlab.org/api/1.2/patches/137002/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-4-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:38","name":"[committed,4/6] Gold/MIPS: Add targ_extra_size=64 for mips32 triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-4-yunqiang.su@cipunited.com/mbox/"},{"id":136998,"url":"https://patchwork.plctlab.org/api/1.2/patches/136998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-5-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:39","name":"[committed,5/6] Gold/MIPS: Add mips64*/mips64*el triple support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-5-yunqiang.su@cipunited.com/mbox/"},{"id":136999,"url":"https://patchwork.plctlab.org/api/1.2/patches/136999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/","msgid":"<20230828034940.2056275-6-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T03:49:40","name":"[committed,6/6] MIPS: Use 64-bit a ABI by default for `mipsisa64*-*-linux*'\'' targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828034940.2056275-6-yunqiang.su@cipunited.com/mbox/"},{"id":137004,"url":"https://patchwork.plctlab.org/api/1.2/patches/137004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/","msgid":"<20230828043243.2243555-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-08-28T04:32:43","name":"GAS/MIPS: Fix testcase module-defer-warn2 for r2+ triples","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230828043243.2243555-1-yunqiang.su@cipunited.com/mbox/"},{"id":137036,"url":"https://patchwork.plctlab.org/api/1.2/patches/137036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-28T13:43:06","name":"COFF swap_aux_in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZOykahZXKNAWOyok@squeak.grove.modra.org/mbox/"},{"id":137104,"url":"https://patchwork.plctlab.org/api/1.2/patches/137104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/","msgid":"<20230829054210.80928-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-08-29T05:42:11","name":"download_prerequisites: New script port from GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230829054210.80928-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137112,"url":"https://patchwork.plctlab.org/api/1.2/patches/137112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/","msgid":"<87zg2a41vu.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T09:46:29","name":"RFC: Supporting SOURCE_DATE_EPOCH in ar","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87zg2a41vu.fsf@redhat.com/mbox/"},{"id":137119,"url":"https://patchwork.plctlab.org/api/1.2/patches/137119/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/","msgid":"<87wmxd50xj.fsf@redhat.com>","list_archive_url":null,"date":"2023-08-29T15:21:44","name":"RFC: Top level configure: Require a minimum version 6.8 texinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87wmxd50xj.fsf@redhat.com/mbox/"},{"id":137130,"url":"https://patchwork.plctlab.org/api/1.2/patches/137130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/","msgid":"<0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-30T01:38:34","name":"[1/1] RISC-V: Make XVentanaCondOps RV64 only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0af2c2372b816ba128cef7165227d905e419357a.1693359513.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137131,"url":"https://patchwork.plctlab.org/api/1.2/patches/137131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:54:34","name":"binutils/dwarf.c abbrev list leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hWsxoNf+p5Lvn@squeak.grove.modra.org/mbox/"},{"id":137135,"url":"https://patchwork.plctlab.org/api/1.2/patches/137135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T01:55:01","name":"objdump: Free sorted_syms on error path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO6hdV2uhwv5Ywwb@squeak.grove.modra.org/mbox/"},{"id":137174,"url":"https://patchwork.plctlab.org/api/1.2/patches/137174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/","msgid":"<20230830155508.549330-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T15:55:08","name":"elf: Check DT_SYMTAB only on non-IR object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830155508.549330-1-hjl.tools@gmail.com/mbox/"},{"id":137176,"url":"https://patchwork.plctlab.org/api/1.2/patches/137176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/","msgid":"<20230830162836.2257576-2-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:32","name":"[RFC,1/2] Revert \"Simplify @node use in BFD documentation\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-2-tom@tromey.com/mbox/"},{"id":137175,"url":"https://patchwork.plctlab.org/api/1.2/patches/137175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/","msgid":"<20230830162836.2257576-3-tom@tromey.com>","list_archive_url":null,"date":"2023-08-30T16:26:33","name":"[RFC,2/2] Remove libbfd.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830162836.2257576-3-tom@tromey.com/mbox/"},{"id":137177,"url":"https://patchwork.plctlab.org/api/1.2/patches/137177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/","msgid":"<20230830173149.757103-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-08-30T17:31:49","name":"elf: Don'\''t merge sections with different SHF_LINK_ORDER","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230830173149.757103-1-hjl.tools@gmail.com/mbox/"},{"id":137219,"url":"https://patchwork.plctlab.org/api/1.2/patches/137219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:34:52","name":"DEFAULT_BUFFERSIZE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SHGwCWXD3PTAo@squeak.grove.modra.org/mbox/"},{"id":137220,"url":"https://patchwork.plctlab.org/api/1.2/patches/137220/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-30T23:35:37","name":"libbfd.texi zero size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZO/SSQvOm453+DTV@squeak.grove.modra.org/mbox/"},{"id":137222,"url":"https://patchwork.plctlab.org/api/1.2/patches/137222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T03:21:54","name":"[v2,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a79273aedd77e8544b282d978c9c87aac7e3f38e.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137223,"url":"https://patchwork.plctlab.org/api/1.2/patches/137223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:55","name":"[v2,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/00ee23325647b98524c2600b00041601e459d03d.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137224,"url":"https://patchwork.plctlab.org/api/1.2/patches/137224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/","msgid":"<25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-08-31T03:21:56","name":"[v2,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25f7d27892de6e905300c7fadf15226bc9a5dbe5.1693452083.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137227,"url":"https://patchwork.plctlab.org/api/1.2/patches/137227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/","msgid":"<20230831051920.788490-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-08-31T05:19:20","name":"[committed] arc: Update elfarcv2 script template","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831051920.788490-1-claziss@gmail.com/mbox/"},{"id":137284,"url":"https://patchwork.plctlab.org/api/1.2/patches/137284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:07:14","name":"gas OBJ_PROCESS_STAB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCCcnvQ3TnWJ8/0@squeak.grove.modra.org/mbox/"},{"id":137285,"url":"https://patchwork.plctlab.org/api/1.2/patches/137285/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:12:36","name":"gas init_stab_section and get_stab_string_offset","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCDtIDelSfVc3xu@squeak.grove.modra.org/mbox/"},{"id":137286,"url":"https://patchwork.plctlab.org/api/1.2/patches/137286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-08-31T12:13:07","name":"vms-alpha: Free memory on failure path","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPCD07YW+smBUGCd@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-08/mbox/"},{"id":29,"url":"https://patchwork.plctlab.org/api/1.2/bundles/29/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":137312,"url":"https://patchwork.plctlab.org/api/1.2/patches/137312/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-08-31T15:44:45","name":"elf: Adjust PR ld/30791 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOq2+dvzkLpHS2g1ov4m1Av3C2YMtxk7RYDtYx4ZcNevTA@mail.gmail.com/mbox/"},{"id":137316,"url":"https://patchwork.plctlab.org/api/1.2/patches/137316/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/","msgid":"<20230831160909.22898-1-nicolas.boulenguez@free.fr>","list_archive_url":null,"date":"2023-08-31T16:09:09","name":"[2/2] Apply CPPFLAGS_FOR_BUILD to bfd/chew, syslex_wrap and sysinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831160909.22898-1-nicolas.boulenguez@free.fr/mbox/"},{"id":137321,"url":"https://patchwork.plctlab.org/api/1.2/patches/137321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-2-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:31","name":"[v2,1/5] RISC-V: Fix local GOT and reloc size calculation for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-2-ishitatsuyuki@gmail.com/mbox/"},{"id":137322,"url":"https://patchwork.plctlab.org/api/1.2/patches/137322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-3-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:32","name":"[v2,2/5] RISC-V: Add TLSDESC reloc definitions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-3-ishitatsuyuki@gmail.com/mbox/"},{"id":137323,"url":"https://patchwork.plctlab.org/api/1.2/patches/137323/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-4-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:33","name":"[v2,3/5] RISC-V: Add assembly support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-4-ishitatsuyuki@gmail.com/mbox/"},{"id":137324,"url":"https://patchwork.plctlab.org/api/1.2/patches/137324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-5-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:34","name":"[v2,4/5] RISC-V: Define and use GOT entry size constants for TLS.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-5-ishitatsuyuki@gmail.com/mbox/"},{"id":137326,"url":"https://patchwork.plctlab.org/api/1.2/patches/137326/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/","msgid":"<20230831171345.49052-6-ishitatsuyuki@gmail.com>","list_archive_url":null,"date":"2023-08-31T17:13:35","name":"[v2,5/5] RISC-V: Initial ld.bfd support for TLSDESC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230831171345.49052-6-ishitatsuyuki@gmail.com/mbox/"},{"id":137363,"url":"https://patchwork.plctlab.org/api/1.2/patches/137363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-1-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:00","name":"[1/2] Use 32/64_PCREL to replace a pair of ADD32/64 and SUB32/64.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-1-cailulu@loongson.cn/mbox/"},{"id":137364,"url":"https://patchwork.plctlab.org/api/1.2/patches/137364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/","msgid":"<20230901030901.2519730-2-cailulu@loongson.cn>","list_archive_url":null,"date":"2023-09-01T03:09:01","name":"[2/2] Add testcase for generation of 32/64_PCREL.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901030901.2519730-2-cailulu@loongson.cn/mbox/"},{"id":137367,"url":"https://patchwork.plctlab.org/api/1.2/patches/137367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-1-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:25","name":"[1/2] Fix variable naming: ELF_CLFAGS -> ELF_CFLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-1-jerry.zhangjian@sifive.com/mbox/"},{"id":137368,"url":"https://patchwork.plctlab.org/api/1.2/patches/137368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/","msgid":"<20230901033626.29557-2-jerry.zhangjian@sifive.com>","list_archive_url":null,"date":"2023-09-01T03:36:26","name":"[2/2] regen ld/Makefile.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901033626.29557-2-jerry.zhangjian@sifive.com/mbox/"},{"id":137390,"url":"https://patchwork.plctlab.org/api/1.2/patches/137390/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-01T12:30:09","name":"x86: restrict prefix use with .insn VEX/XOP/EVEX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1c1d593-4588-08e0-d3f7-0cd42b0dc6e4@suse.com/mbox/"},{"id":137391,"url":"https://patchwork.plctlab.org/api/1.2/patches/137391/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/","msgid":"<34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com>","list_archive_url":null,"date":"2023-09-01T12:34:17","name":"RISC-V: fold duplicate code in vector_macro()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34e8123e-1278-4e0f-7713-1fcd2bff05eb@suse.com/mbox/"},{"id":137398,"url":"https://patchwork.plctlab.org/api/1.2/patches/137398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/","msgid":"<20230901135958.186407-1-christophe.lyon@linaro.org>","list_archive_url":null,"date":"2023-09-01T13:59:58","name":"arm: Make '\''conflicting CPU architectures'\'' error message more user-friendly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901135958.186407-1-christophe.lyon@linaro.org/mbox/"},{"id":137412,"url":"https://patchwork.plctlab.org/api/1.2/patches/137412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/","msgid":"<20230901200419.3277274-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-01T20:04:19","name":"Fix 30808 gprofng tests failed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230901200419.3277274-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137419,"url":"https://patchwork.plctlab.org/api/1.2/patches/137419/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:05","name":"[v2,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-1-hejinyang@loongson.cn/mbox/"},{"id":137418,"url":"https://patchwork.plctlab.org/api/1.2/patches/137418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/","msgid":"<20230902065006.23030-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-02T06:50:06","name":"[v2,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230902065006.23030-2-hejinyang@loongson.cn/mbox/"},{"id":137427,"url":"https://patchwork.plctlab.org/api/1.2/patches/137427/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/","msgid":"<1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-03T02:42:01","name":"[1/1] RISC-V: Add '\''Smcntrpmf'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d3089dcef14d2c7e19fd5424a2a4a11a665d2ff.1693708909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137428,"url":"https://patchwork.plctlab.org/api/1.2/patches/137428/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-03T03:13:24","name":"[REVIEW,ONLY,1/1] RISC-V: Add stub support for the '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ce94a866b132a0f233d405ff3e01c93b726cafdd.1693710769.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137441,"url":"https://patchwork.plctlab.org/api/1.2/patches/137441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/","msgid":"<20230904061257.17425-1-hau.hsu@sifive.com>","list_archive_url":null,"date":"2023-09-04T06:12:57","name":"RISC-V: Use the right PLT address when making a new entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230904061257.17425-1-hau.hsu@sifive.com/mbox/"},{"id":137472,"url":"https://patchwork.plctlab.org/api/1.2/patches/137472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:27","name":"[v3,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-1-hejinyang@loongson.cn/mbox/"},{"id":137473,"url":"https://patchwork.plctlab.org/api/1.2/patches/137473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/","msgid":"<20230905023128.15809-2-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-05T02:31:28","name":"[v3,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905023128.15809-2-hejinyang@loongson.cn/mbox/"},{"id":137474,"url":"https://patchwork.plctlab.org/api/1.2/patches/137474/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/","msgid":"<2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T04:02:03","name":"[COMMITTED] RISC-V: Fix typo in the testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2a546455f456ad190e8c4785fd2b170659bf2236.1693886450.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137483,"url":"https://patchwork.plctlab.org/api/1.2/patches/137483/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:51:11","name":"[v2,1/3] x86: make AES/PCMULQDQ respectively prereqs of VAES/VPCMULQDQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d17811b9-4b86-07db-534f-e0abc3ec2b1e@suse.com/mbox/"},{"id":137484,"url":"https://patchwork.plctlab.org/api/1.2/patches/137484/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:52:06","name":"[v2,2/3] x86: support AVX10.1/512","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a6881e34-0451-0765-c0c5-d1fb50a9a0ea@suse.com/mbox/"},{"id":137485,"url":"https://patchwork.plctlab.org/api/1.2/patches/137485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T07:53:14","name":"[v2,3/3] x86: support AVX10.1 vector size restrictions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f57c5c9e-5092-26c4-48a2-fe14402f23a5@suse.com/mbox/"},{"id":137493,"url":"https://patchwork.plctlab.org/api/1.2/patches/137493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:35","name":"[v3,1/3] RISC-V: Remove RV64E conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d3c4716e1524875ae356f6d7be47e3c32f68f31.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137491,"url":"https://patchwork.plctlab.org/api/1.2/patches/137491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T09:08:36","name":"[v3,2/3] RISC-V: Add \"lp64e\" ABI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdc88c453e7baa69841bd17d3b8a93b6a2509e24.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137492,"url":"https://patchwork.plctlab.org/api/1.2/patches/137492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/","msgid":"<559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-05T09:08:37","name":"[v3,3/3] RISC-V: Add RV64E support to GDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/559ca2571e44464b2d133d79b8c755f2e4afa0e4.1693904909.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137526,"url":"https://patchwork.plctlab.org/api/1.2/patches/137526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:52:59","name":"[1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-2-mary.bennett@embecosm.com/mbox/"},{"id":137527,"url":"https://patchwork.plctlab.org/api/1.2/patches/137527/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/","msgid":"<20230905145300.652455-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-05T14:53:00","name":"[2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230905145300.652455-3-mary.bennett@embecosm.com/mbox/"},{"id":137546,"url":"https://patchwork.plctlab.org/api/1.2/patches/137546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2023-09-05T19:35:46","name":"[users/roland/gold-charnn] gold: Use char16_t, char32_t instead of uint16_t, uint32_t as character types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAB=4xhruhWimOF8v87bWnN-=Sw+EpV3UX0bugp6q2WW9xgu4hg@mail.gmail.com/mbox/"},{"id":137550,"url":"https://patchwork.plctlab.org/api/1.2/patches/137550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/","msgid":"<20230906021658.21F102043E@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-09-06T02:16:58","name":"[committed] src-release.sh (SIM_SUPPORT_DIRS): Add libsframe, libctf/swap.h and gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906021658.21F102043E@pchp3.se.axis.com/mbox/"},{"id":137597,"url":"https://patchwork.plctlab.org/api/1.2/patches/137597/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/","msgid":"<20230906200134.1033297-2-pjones@redhat.com>","list_archive_url":null,"date":"2023-09-06T20:01:34","name":"Handle \"efi-app-riscv64\" and similar targets in objcopy.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230906200134.1033297-2-pjones@redhat.com/mbox/"},{"id":137601,"url":"https://patchwork.plctlab.org/api/1.2/patches/137601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-06T23:26:16","name":"PR30828, notes obstack memory corruption","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZPkKmIVDP+OkrRtX@squeak.grove.modra.org/mbox/"},{"id":137609,"url":"https://patchwork.plctlab.org/api/1.2/patches/137609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/","msgid":"<20230907035242.19190-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-07T03:52:42","name":"[Committed] RISC-V: Clarify the naming rules of vendor operands.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907035242.19190-1-nelson@rivosinc.com/mbox/"},{"id":137687,"url":"https://patchwork.plctlab.org/api/1.2/patches/137687/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/","msgid":"<20230907215413.723039-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-07T21:54:13","name":"Set insn_type for branch instructions on aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230907215413.723039-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":137727,"url":"https://patchwork.plctlab.org/api/1.2/patches/137727/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:15:20","name":"[1/3] AArch64: Refactor system register data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jo7icrhd3.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137729,"url":"https://patchwork.plctlab.org/api/1.2/patches/137729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:20:15","name":"[2/3] aarch64: macroize archictectural feature union in SYSREG","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jledgrh4w.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137730,"url":"https://patchwork.plctlab.org/api/1.2/patches/137730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:22:34","name":"[3/3] aarch64: system register aliasing detection","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jil8krh11.fsf@e125768.cambridge.arm.com/mbox/"},{"id":137732,"url":"https://patchwork.plctlab.org/api/1.2/patches/137732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/","msgid":"<4894a865-0398-60ba-9447-53cf58d67b4b@suse.com>","list_archive_url":null,"date":"2023-09-08T12:44:13","name":"x86: Vxy naming correction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4894a865-0398-60ba-9447-53cf58d67b4b@suse.com/mbox/"},{"id":137736,"url":"https://patchwork.plctlab.org/api/1.2/patches/137736/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:53:43","name":"[1/4] x86: re-order update_code_flag()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb70960e-bd5f-576d-3b23-01fe9b6f062c@suse.com/mbox/"},{"id":137737,"url":"https://patchwork.plctlab.org/api/1.2/patches/137737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/","msgid":"<806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:02","name":"[2/4] x86: make code size vs CPU arch checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/806a32b4-d0b8-fcba-bfdf-4e7f4d587172@suse.com/mbox/"},{"id":137739,"url":"https://patchwork.plctlab.org/api/1.2/patches/137739/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/","msgid":"<3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com>","list_archive_url":null,"date":"2023-09-08T12:54:24","name":"[3/4] x86: don'\''t play with cpu_arch_flags.cpu{,no}64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3fbfc683-d536-76e7-a66f-5b5d83459684@suse.com/mbox/"},{"id":137738,"url":"https://patchwork.plctlab.org/api/1.2/patches/137738/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T12:55:14","name":"[4/4] x86: fold CpuLM and Cpu64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d613de07-81dc-0b1f-ce28-8762848124f0@suse.com/mbox/"},{"id":137759,"url":"https://patchwork.plctlab.org/api/1.2/patches/137759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2023-09-08T16:21:49","name":"[pushed] aarch64: Remove unused function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mptzg1wmy8y.fsf@arm.com/mbox/"},{"id":137946,"url":"https://patchwork.plctlab.org/api/1.2/patches/137946/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/","msgid":"<713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-09-12T01:39:08","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add CLIC extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/713be97466ed820ab3bafcaaf0a04ce4e02430dd.1694482743.git.research_trasio@irq.a4lg.com/mbox/"},{"id":137947,"url":"https://patchwork.plctlab.org/api/1.2/patches/137947/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-09-12T01:40:17","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bda269068d0dbd72f08af40aad687abbefe5f7b0.1694482808.git.research_trasio@irq.a4lg.com/mbox/"},{"id":138212,"url":"https://patchwork.plctlab.org/api/1.2/patches/138212/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-2-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:19","name":"[v2,1/2] RISC-V: Add support for XCVmac extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-2-mary.bennett@embecosm.com/mbox/"},{"id":138213,"url":"https://patchwork.plctlab.org/api/1.2/patches/138213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/","msgid":"<20230912142420.767433-3-mary.bennett@embecosm.com>","list_archive_url":null,"date":"2023-09-12T14:24:20","name":"[v2,2/2] RISC-V: Add support for XCValu extension in CV32E40P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230912142420.767433-3-mary.bennett@embecosm.com/mbox/"},{"id":138728,"url":"https://patchwork.plctlab.org/api/1.2/patches/138728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/","msgid":"<20230913095727.1420654-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2023-09-13T09:57:29","name":"[v3] libctf: ctf_member_next needs to return (ssize_t)-1 on error","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230913095727.1420654-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":139350,"url":"https://patchwork.plctlab.org/api/1.2/patches/139350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/","msgid":"<20230914064235.275964-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-14T06:42:27","name":"ld: write full path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230914064235.275964-1-thomas@t-8ch.de/mbox/"},{"id":140123,"url":"https://patchwork.plctlab.org/api/1.2/patches/140123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/","msgid":"<20230915035214.29178-1-hejinyang@loongson.cn>","list_archive_url":null,"date":"2023-09-15T03:52:14","name":"Avoid unused space in .rela.dyn if sec was discarded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915035214.29178-1-hejinyang@loongson.cn/mbox/"},{"id":140242,"url":"https://patchwork.plctlab.org/api/1.2/patches/140242/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:47:42","name":"[1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb09df71-87f5-f88f-3c3f-60bb5b4b1209@suse.com/mbox/"},{"id":140243,"url":"https://patchwork.plctlab.org/api/1.2/patches/140243/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/","msgid":"<7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:06","name":"[2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7fb71e79-5846-1ae6-6446-d91c507afef4@suse.com/mbox/"},{"id":140244,"url":"https://patchwork.plctlab.org/api/1.2/patches/140244/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/","msgid":"<737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com>","list_archive_url":null,"date":"2023-09-15T08:48:42","name":"[RFC,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/737ed0bc-7dc2-19e6-5138-8891f0c2fd15@suse.com/mbox/"},{"id":140245,"url":"https://patchwork.plctlab.org/api/1.2/patches/140245/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:49:09","name":"[RFC,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d649d7c6-9cac-af4a-53bc-34b1bbd464be@suse.com/mbox/"},{"id":140261,"url":"https://patchwork.plctlab.org/api/1.2/patches/140261/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-15T08:59:15","name":"[1/3] x86: correct cpu_arch_isa_flags maintenance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cac1fe52-8b04-e869-0243-6ca4fa07864c@suse.com/mbox/"},{"id":140262,"url":"https://patchwork.plctlab.org/api/1.2/patches/140262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/","msgid":"<635f1462-9704-efca-c034-f4bc39e706f2@suse.com>","list_archive_url":null,"date":"2023-09-15T08:59:39","name":"[2/3] x86: drop cpu_arch_tune_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/635f1462-9704-efca-c034-f4bc39e706f2@suse.com/mbox/"},{"id":140264,"url":"https://patchwork.plctlab.org/api/1.2/patches/140264/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/","msgid":"<578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com>","list_archive_url":null,"date":"2023-09-15T09:00:01","name":"[3/3] x86: prefer VEX encodings over EVEX ones when possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/578aa052-2850-1eaf-1b43-6464ee8e766a@suse.com/mbox/"},{"id":140322,"url":"https://patchwork.plctlab.org/api/1.2/patches/140322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/","msgid":"<20230915100349.1227137-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-15T10:03:49","name":"[committed] arc: Fix alignment of the TLS Translation Control Block","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915100349.1227137-1-claziss@gmail.com/mbox/"},{"id":140367,"url":"https://patchwork.plctlab.org/api/1.2/patches/140367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/","msgid":"<20230915111343.41093-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2023-09-15T11:13:43","name":"RISC-V: Support Tag_RISCV_x3_reg_usage.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230915111343.41093-1-nelson@rivosinc.com/mbox/"},{"id":141025,"url":"https://patchwork.plctlab.org/api/1.2/patches/141025/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/","msgid":"<20230916103619.819791-2-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:16","name":"[v2,1/2] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-2-thomas@t-8ch.de/mbox/"},{"id":141026,"url":"https://patchwork.plctlab.org/api/1.2/patches/141026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/","msgid":"<20230916103619.819791-3-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-16T10:36:17","name":"[v2,2/2] ld: write full paths to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230916103619.819791-3-thomas@t-8ch.de/mbox/"},{"id":141332,"url":"https://patchwork.plctlab.org/api/1.2/patches/141332/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/","msgid":"<20230918100021.787453-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-18T10:00:21","name":"[v3] Add support for \"pcaddi rd, symbol\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918100021.787453-1-mengqinggang@loongson.cn/mbox/"},{"id":141352,"url":"https://patchwork.plctlab.org/api/1.2/patches/141352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/","msgid":"<20230918105332.2682211-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-09-18T10:53:32","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918105332.2682211-1-och95@yandex.ru/mbox/"},{"id":141532,"url":"https://patchwork.plctlab.org/api/1.2/patches/141532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/","msgid":"<20230918194226.1200853-1-thomas@t-8ch.de>","list_archive_url":null,"date":"2023-09-18T19:42:23","name":"[v3] ld: write resolved path to included file to dependency-file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230918194226.1200853-1-thomas@t-8ch.de/mbox/"},{"id":141711,"url":"https://patchwork.plctlab.org/api/1.2/patches/141711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/","msgid":"<20230919070121.1489019-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-19T07:01:21","name":"RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919070121.1489019-1-ruiu@bluewhale.systems/mbox/"},{"id":141728,"url":"https://patchwork.plctlab.org/api/1.2/patches/141728/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/","msgid":"<20230919081250.2496254-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:44","name":"[1/7] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-2-claziss@gmail.com/mbox/"},{"id":141725,"url":"https://patchwork.plctlab.org/api/1.2/patches/141725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/","msgid":"<20230919081250.2496254-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:45","name":"[2/7] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-3-claziss@gmail.com/mbox/"},{"id":141733,"url":"https://patchwork.plctlab.org/api/1.2/patches/141733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/","msgid":"<20230919081250.2496254-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:46","name":"[3/7] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-4-claziss@gmail.com/mbox/"},{"id":141726,"url":"https://patchwork.plctlab.org/api/1.2/patches/141726/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/","msgid":"<20230919081250.2496254-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:47","name":"[4/7] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-5-claziss@gmail.com/mbox/"},{"id":141732,"url":"https://patchwork.plctlab.org/api/1.2/patches/141732/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/","msgid":"<20230919081250.2496254-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:48","name":"[5/7] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-6-claziss@gmail.com/mbox/"},{"id":141729,"url":"https://patchwork.plctlab.org/api/1.2/patches/141729/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/","msgid":"<20230919081250.2496254-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:49","name":"[6/7] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-7-claziss@gmail.com/mbox/"},{"id":141730,"url":"https://patchwork.plctlab.org/api/1.2/patches/141730/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/","msgid":"<20230919081250.2496254-8-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-19T08:12:50","name":"[7/7] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919081250.2496254-8-claziss@gmail.com/mbox/"},{"id":141877,"url":"https://patchwork.plctlab.org/api/1.2/patches/141877/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/","msgid":"<20230919125633.491660-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:29","name":"[3/7] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-4-lili.cui@intel.com/mbox/"},{"id":141879,"url":"https://patchwork.plctlab.org/api/1.2/patches/141879/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/","msgid":"<20230919125633.491660-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:30","name":"[4/7] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-5-lili.cui@intel.com/mbox/"},{"id":141881,"url":"https://patchwork.plctlab.org/api/1.2/patches/141881/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/","msgid":"<20230919125633.491660-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T12:56:33","name":"[7/7] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919125633.491660-8-lili.cui@intel.com/mbox/"},{"id":141965,"url":"https://patchwork.plctlab.org/api/1.2/patches/141965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/","msgid":"<20230919152527.497773-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:20","name":"[1/8] Support APX GPR32 with rex2 prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-2-lili.cui@intel.com/mbox/"},{"id":141962,"url":"https://patchwork.plctlab.org/api/1.2/patches/141962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/","msgid":"<20230919152527.497773-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:21","name":"[2/8] Support APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-3-lili.cui@intel.com/mbox/"},{"id":141964,"url":"https://patchwork.plctlab.org/api/1.2/patches/141964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/","msgid":"<20230919152527.497773-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:22","name":"[3/8] Add tests for APX GPR32 with extend evex prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-4-lili.cui@intel.com/mbox/"},{"id":141968,"url":"https://patchwork.plctlab.org/api/1.2/patches/141968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/","msgid":"<20230919152527.497773-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:23","name":"[4/8] Support APX NDD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-5-lili.cui@intel.com/mbox/"},{"id":141963,"url":"https://patchwork.plctlab.org/api/1.2/patches/141963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/","msgid":"<20230919152527.497773-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:24","name":"[5/8] Support APX NDD optimized encoding.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-6-lili.cui@intel.com/mbox/"},{"id":141966,"url":"https://patchwork.plctlab.org/api/1.2/patches/141966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/","msgid":"<20230919152527.497773-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:25","name":"[6/8] Support APX Push2/Pop2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-7-lili.cui@intel.com/mbox/"},{"id":141969,"url":"https://patchwork.plctlab.org/api/1.2/patches/141969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/","msgid":"<20230919152527.497773-8-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:26","name":"[7/8] Support APX NF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-8-lili.cui@intel.com/mbox/"},{"id":141967,"url":"https://patchwork.plctlab.org/api/1.2/patches/141967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/","msgid":"<20230919152527.497773-9-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-19T15:25:27","name":"[8/8] Support APX JMPABS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230919152527.497773-9-lili.cui@intel.com/mbox/"},{"id":141977,"url":"https://patchwork.plctlab.org/api/1.2/patches/141977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:44:26","name":"[v2,1/4] x86: fold certain VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a5312bde-b3ad-7158-aa91-b9b95c468e15@suse.com/mbox/"},{"id":141978,"url":"https://patchwork.plctlab.org/api/1.2/patches/141978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-19T15:45:02","name":"[v2,2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16af0f7-b318-00a1-c844-01def21be0ca@suse.com/mbox/"},{"id":141979,"url":"https://patchwork.plctlab.org/api/1.2/patches/141979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/","msgid":"<82732557-00aa-9532-b27b-3669c93ba706@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:31","name":"[v2,3/4] x86: fold FMA VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82732557-00aa-9532-b27b-3669c93ba706@suse.com/mbox/"},{"id":141982,"url":"https://patchwork.plctlab.org/api/1.2/patches/141982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/","msgid":"<4dacf33d-8770-775c-cfee-8741d159e08d@suse.com>","list_archive_url":null,"date":"2023-09-19T15:45:59","name":"[v2,4/4] x86: fold F16C VEX and EVEX templates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4dacf33d-8770-775c-cfee-8741d159e08d@suse.com/mbox/"},{"id":142109,"url":"https://patchwork.plctlab.org/api/1.2/patches/142109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:15","name":"readelf.c '\''ext'\'' may be used uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonh7ldveXppWbR@squeak.grove.modra.org/mbox/"},{"id":142110,"url":"https://patchwork.plctlab.org/api/1.2/patches/142110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-09-19T22:58:44","name":"elf-attrs.c memory allocation fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQonpNWD1M83pW4J@squeak.grove.modra.org/mbox/"},{"id":142284,"url":"https://patchwork.plctlab.org/api/1.2/patches/142284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/","msgid":"<20230920083124.2072273-1-ruiu@bluewhale.systems>","list_archive_url":null,"date":"2023-09-20T08:31:26","name":"[v2] RISC-V: emit R_RISCV_RELAX for the la pseudo instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920083124.2072273-1-ruiu@bluewhale.systems/mbox/"},{"id":142635,"url":"https://patchwork.plctlab.org/api/1.2/patches/142635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:53","name":"[RFC,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-2-indu.bhagat@oracle.com/mbox/"},{"id":142636,"url":"https://patchwork.plctlab.org/api/1.2/patches/142636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:54","name":"[RFC,2/9] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-3-indu.bhagat@oracle.com/mbox/"},{"id":142639,"url":"https://patchwork.plctlab.org/api/1.2/patches/142639/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:55","name":"[RFC,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-4-indu.bhagat@oracle.com/mbox/"},{"id":142637,"url":"https://patchwork.plctlab.org/api/1.2/patches/142637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:56","name":"[RFC,4/9] gas: dw2gencfi: move some tc_* defines to the header file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-5-indu.bhagat@oracle.com/mbox/"},{"id":142640,"url":"https://patchwork.plctlab.org/api/1.2/patches/142640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:57","name":"[RFC,5/9] gas: add new command line option --scfi[=all,none]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-6-indu.bhagat@oracle.com/mbox/"},{"id":142643,"url":"https://patchwork.plctlab.org/api/1.2/patches/142643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:58","name":"[RFC,6/9] gas: dw2gencfi: ignore all .cfi_* directives with --scfi=all","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-7-indu.bhagat@oracle.com/mbox/"},{"id":142638,"url":"https://patchwork.plctlab.org/api/1.2/patches/142638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:03:59","name":"[RFC,7/9] gas: scfidw2gen: new functionality to prepapre for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-8-indu.bhagat@oracle.com/mbox/"},{"id":142641,"url":"https://patchwork.plctlab.org/api/1.2/patches/142641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:00","name":"[RFC,8/9] gas: synthesize CFI for hand-written asm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-9-indu.bhagat@oracle.com/mbox/"},{"id":142642,"url":"https://patchwork.plctlab.org/api/1.2/patches/142642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/","msgid":"<20230920230401.1739139-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-09-20T23:04:01","name":"[RFC,9/9] gas: testsuite: add a x86_64 testsuite for SCFI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230920230401.1739139-10-indu.bhagat@oracle.com/mbox/"},{"id":142708,"url":"https://patchwork.plctlab.org/api/1.2/patches/142708/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/","msgid":"<20230921031348.291150-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-09-21T03:13:48","name":"gprofng: 30834 improve disassembly output for call and branch instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921031348.291150-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":142793,"url":"https://patchwork.plctlab.org/api/1.2/patches/142793/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/","msgid":"<20230921101141.2518818-2-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:36","name":"[1/6] Support {evex} pseudo prefix for decode evex promoted insns without egpr32.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-2-lili.cui@intel.com/mbox/"},{"id":142790,"url":"https://patchwork.plctlab.org/api/1.2/patches/142790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/","msgid":"<20230921101141.2518818-3-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:37","name":"[2/6] Disable pseudo prefix {rex2} for illegal instructions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-3-lili.cui@intel.com/mbox/"},{"id":142791,"url":"https://patchwork.plctlab.org/api/1.2/patches/142791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/","msgid":"<20230921101141.2518818-4-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:38","name":"[3/6] x86-64: Add R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-4-lili.cui@intel.com/mbox/"},{"id":142792,"url":"https://patchwork.plctlab.org/api/1.2/patches/142792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/","msgid":"<20230921101141.2518818-5-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:39","name":"[4/6] gold: Handle R_X86_64_CODE_4_GOTPCRELX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-5-lili.cui@intel.com/mbox/"},{"id":142789,"url":"https://patchwork.plctlab.org/api/1.2/patches/142789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/","msgid":"<20230921101141.2518818-6-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:40","name":"[5/6] For","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-6-lili.cui@intel.com/mbox/"},{"id":142788,"url":"https://patchwork.plctlab.org/api/1.2/patches/142788/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/","msgid":"<20230921101141.2518818-7-lili.cui@intel.com>","list_archive_url":null,"date":"2023-09-21T10:11:41","name":"[6/6] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230921101141.2518818-7-lili.cui@intel.com/mbox/"},{"id":142803,"url":"https://patchwork.plctlab.org/api/1.2/patches/142803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/","msgid":"","list_archive_url":null,"date":"2023-09-21T14:31:16","name":"Add support to readelf for the PT_OPENBSD_NOBTCFI segment type.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ZQxTtMITWftXrjRr@hydra/mbox/"},{"id":143238,"url":"https://patchwork.plctlab.org/api/1.2/patches/143238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/","msgid":"","list_archive_url":null,"date":"2023-09-22T07:52:02","name":"[1/2] x86-64: fix suffix-less PUSH of symbol address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bad05471-aa90-0ae8-3c82-8115fc2a5bf2@suse.com/mbox/"},{"id":143239,"url":"https://patchwork.plctlab.org/api/1.2/patches/143239/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/","msgid":"<25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com>","list_archive_url":null,"date":"2023-09-22T07:52:28","name":"[2/2] x86-64: REX.W overrides DATA_PREFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25b9c9f6-8762-5cff-39fa-8153a4d9c754@suse.com/mbox/"},{"id":144048,"url":"https://patchwork.plctlab.org/api/1.2/patches/144048/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/","msgid":"<20230924065328.309229-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-09-24T06:53:28","name":"LoongArch/GAS: Add support for branch relaxation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230924065328.309229-1-mengqinggang@loongson.cn/mbox/"},{"id":144240,"url":"https://patchwork.plctlab.org/api/1.2/patches/144240/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/","msgid":"<20230925073356.298215-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T07:33:56","name":"[committed] arc: Update binutils arc predicate for tests.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925073356.298215-1-claziss@gmail.com/mbox/"},{"id":144268,"url":"https://patchwork.plctlab.org/api/1.2/patches/144268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/","msgid":"","list_archive_url":null,"date":"2023-09-25T08:19:57","name":"RISC-V: Protect .got with relro","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/mvmv8byslzm.fsf@suse.de/mbox/"},{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/mbox/"}]' + bundle_id=29 + git-pw bundle add 29 144301 +------------+-----------------------------------------------------------------------------------------------------------------+ | Property | Value | |------------+-----------------------------------------------------------------------------------------------------------------| | ID | 29 | | Name | binutils-gdb_2023-09 | | URL | https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-09/ | | Owner | patchwork-bot | | Project | binutils-gdb | | Public | True | | Patches | 137312 elf: Adjust PR ld/30791 tests | | | 137316 [2/2] Apply CPPFLAGS_FOR_BUILD to bfd/chew, syslex_wrap and sysinfo | | | 137321 [v2,1/5] RISC-V: Fix local GOT and reloc size calculation for TLS. | | | 137322 [v2,2/5] RISC-V: Add TLSDESC reloc definitions. | | | 137323 [v2,3/5] RISC-V: Add assembly support for TLSDESC. | | | 137324 [v2,4/5] RISC-V: Define and use GOT entry size constants for TLS. | | | 137326 [v2,5/5] RISC-V: Initial ld.bfd support for TLSDESC. | | | 137363 [1/2] Use 32/64_PCREL to replace a pair of ADD32/64 and SUB32/64. | | | 137364 [2/2] Add testcase for generation of 32/64_PCREL. | | | 137367 [1/2] Fix variable naming: ELF_CLFAGS -> ELF_CFLAGS | | | 137368 [2/2] regen ld/Makefile.in | | | 137390 x86: restrict prefix use with .insn VEX/XOP/EVEX | | | 137391 RISC-V: fold duplicate code in vector_macro() | | | 137398 arm: Make 'conflicting CPU architectures' error message more user-friendly | | | 137412 Fix 30808 gprofng tests failed | | | 137419 [v2,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table | | | 137418 [v2,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests | | | 137427 [1/1] RISC-V: Add 'Smcntrpmf' extension and its CSRs | | | 137428 [REVIEW,ONLY,1/1] RISC-V: Add stub support for the 'Svadu' extension | | | 137441 RISC-V: Use the right PLT address when making a new entry | | | 137472 [v3,1/2] LoongArch: bfd: Correct the name of R_LARCH_SOP_POP_32_U in howto_table | | | 137473 [v3,2/2] LoongArch: ld: Fix other pop relocs overflow check and add tests | | | 137474 [COMMITTED] RISC-V: Fix typo in the testsuite | | | 137483 [v2,1/3] x86: make AES/PCMULQDQ respectively prereqs of VAES/VPCMULQDQ | | | 137484 [v2,2/3] x86: support AVX10.1/512 | | | 137485 [v2,3/3] x86: support AVX10.1 vector size restrictions | | | 137493 [v3,1/3] RISC-V: Remove RV64E conflict | | | 137491 [v3,2/3] RISC-V: Add "lp64e" ABI support | | | 137492 [v3,3/3] RISC-V: Add RV64E support to GDB | | | 137526 [1/2] RISC-V: Add support for XCVmac extension in CV32E40P | | | 137527 [2/2] RISC-V: Add support for XCValu extension in CV32E40P | | | 137546 [users/roland/gold-charnn] gold: Use char16_t, char32_t instead of uint16_t, uint32_t as character types | | | 137550 [committed] src-release.sh (SIM_SUPPORT_DIRS): Add libsframe, libctf/swap.h and gnulib | | | 137597 Handle "efi-app-riscv64" and similar targets in objcopy. | | | 137601 PR30828, notes obstack memory corruption | | | 137609 [Committed] RISC-V: Clarify the naming rules of vendor operands. | | | 137687 Set insn_type for branch instructions on aarch64 | | | 137727 [1/3] AArch64: Refactor system register data | | | 137729 [2/3] aarch64: macroize archictectural feature union in SYSREG | | | 137730 [3/3] aarch64: system register aliasing detection | | | 137732 x86: Vxy naming correction | | | 137736 [1/4] x86: re-order update_code_flag() | | | 137737 [2/4] x86: make code size vs CPU arch checking consistent | | | 137739 [3/4] x86: don't play with cpu_arch_flags.cpu{,no}64 | | | 137738 [4/4] x86: fold CpuLM and Cpu64 | | | 137759 [pushed] aarch64: Remove unused function | | | 137946 [REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add CLIC extensions with CSRs | | | 137947 [REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add 'Smrnmi' extension and its CSRs | | | 138212 [v2,1/2] RISC-V: Add support for XCVmac extension in CV32E40P | | | 138213 [v2,2/2] RISC-V: Add support for XCValu extension in CV32E40P | | | 138728 [v3] libctf: ctf_member_next needs to return (ssize_t)-1 on error | | | 139350 ld: write full path to included file to dependency-file | | | 140123 Avoid unused space in .rela.dyn if sec was discarded | | | 140242 [1/4] x86: fold certain VEX and EVEX templates | | | 140243 [2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates | | | 140244 [RFC,3/4] x86: fold FMA VEX and EVEX templates | | | 140245 [RFC,4/4] x86: fold F16C VEX and EVEX templates | | | 140261 [1/3] x86: correct cpu_arch_isa_flags maintenance | | | 140262 [2/3] x86: drop cpu_arch_tune_flags | | | 140264 [3/3] x86: prefer VEX encodings over EVEX ones when possible | | | 140322 [committed] arc: Fix alignment of the TLS Translation Control Block | | | 140367 RISC-V: Support Tag_RISCV_x3_reg_usage. | | | 141025 [v2,1/2] ld: write resolved path to included file to dependency-file | | | 141026 [v2,2/2] ld: write full paths to dependency-file | | | 141332 [v3] Add support for "pcaddi rd, symbol" | | | 141352 Fix emit-relocs for aarch64 gold | | | 141532 [v3] ld: write resolved path to included file to dependency-file | | | 141711 RISC-V: emit R_RISCV_RELAX for the la pseudo instruction | | | 141728 [1/7] arc: Add new GAS tests for ARCv3. | | | 141725 [2/7] arc: Add new LD tests for ARCv3. | | | 141733 [3/7] arc: Add new ARCv3 ISA to BFD. | | | 141726 [4/7] arc: Add new linker emulation and scripts for ARCv3 ISA. | | | 141732 [5/7] arc: Update opcode related include files for ARCv3. | | | 141729 [6/7] arc: Update ARC's Gnu Assembler backend with ARCv3 ISA. | | | 141730 [7/7] arc: Add new opcode functions for ARCv3 ISA. | | | 141877 [3/7] Support APX NDD | | | 141879 [4/7] Support APX NDD optimized encoding. | | | 141881 [7/7] Support APX JMPABS | | | 141965 [1/8] Support APX GPR32 with rex2 prefix | | | 141962 [2/8] Support APX GPR32 with extend evex prefix | | | 141964 [3/8] Add tests for APX GPR32 with extend evex prefix | | | 141968 [4/8] Support APX NDD | | | 141963 [5/8] Support APX NDD optimized encoding. | | | 141966 [6/8] Support APX Push2/Pop2 | | | 141969 [7/8] Support APX NF | | | 141967 [8/8] Support APX JMPABS | | | 141977 [v2,1/4] x86: fold certain VEX and EVEX templates | | | 141978 [v2,2/4] x86: fold VAES/VPCLMULQDQ VEX and EVEX templates | | | 141979 [v2,3/4] x86: fold FMA VEX and EVEX templates | | | 141982 [v2,4/4] x86: fold F16C VEX and EVEX templates | | | 142109 readelf.c 'ext' may be used uninitialized | | | 142110 elf-attrs.c memory allocation fail | | | 142284 [v2] RISC-V: emit R_RISCV_RELAX for the la pseudo instruction | | | 142635 [RFC,1/9] gas: dw2gencfi: minor rejig for cfi_sections_set and all_cfi_sections | | | 142636 [RFC,2/9] gas: dw2gencfi: use all_cfi_sections instead of cfi_sections | | | 142639 [RFC,3/9] gas: dw2gencfi: expose a new cfi_set_last_fde API | | | 142637 [RFC,4/9] gas: dw2gencfi: move some tc_* defines to the header file | | | 142640 [RFC,5/9] gas: add new command line option --scfi[=all,none] | | | 142643 [RFC,6/9] gas: dw2gencfi: ignore all .cfi_* directives with --scfi=all | | | 142638 [RFC,7/9] gas: scfidw2gen: new functionality to prepapre for SCFI | | | 142641 [RFC,8/9] gas: synthesize CFI for hand-written asm | | | 142642 [RFC,9/9] gas: testsuite: add a x86_64 testsuite for SCFI | | | 142708 gprofng: 30834 improve disassembly output for call and branch instructions | | | 142793 [1/6] Support {evex} pseudo prefix for decode evex promoted insns without egpr32. | | | 142790 [2/6] Disable pseudo prefix {rex2} for illegal instructions. | | | 142791 [3/6] x86-64: Add R_X86_64_CODE_4_GOTPCRELX | | | 142792 [4/6] gold: Handle R_X86_64_CODE_4_GOTPCRELX | | | 142789 [5/6] For | | | 142788 [6/6] Gold: Handle R_X86_64_CODE_4_GOTPC32_TLSDESC/R_X86_64_CODE_4_GOTTPOFF | | | 142803 Add support to readelf for the PT_OPENBSD_NOBTCFI segment type. | | | 143238 [1/2] x86-64: fix suffix-less PUSH of symbol address | | | 143239 [2/2] x86-64: REX.W overrides DATA_PREFIX | | | 144048 LoongArch/GAS: Add support for branch relaxation | | | 144240 [committed] arc: Update binutils arc predicate for tests. | | | 144268 RISC-V: Protect .got with relro | | | 144292 [committed,01/10] arc: Add new GAS tests for ARCv3. | | | 144293 [committed,02/10] arc: Add new LD tests for ARCv3. | | | 144296 [committed,03/10] arc: Add new ARCv3 ISA to BFD. | | | 144294 [committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA. | | | 144297 [committed,05/10] arc: Update opcode related include files for ARCv3. | | | 144298 [committed,06/10] arc: Update ARC's Gnu Assembler backend with ARCv3 ISA. | | | 144301 [committed,07/10] arc: Add new opcode functions for ARCv3 ISA. | | | 144300 [committed,09/10] arc: Update arc's gas tests | | | 144299 [committed,10/10] arc: Update NEWS files | +------------+-----------------------------------------------------------------------------------------------------------------+ + git config pull.rebase false + git fetch origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD + git checkout master Switched to a new branch 'master' branch 'master' set up to track 'origin/master'. + git pull origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD Already up to date. + git fetch origin upstream-master From github.com:plctlab/patchwork-binutils-gdb * branch upstream-master -> FETCH_HEAD + git checkout upstream-master Switched to a new branch 'upstream-master' branch 'upstream-master' set up to track 'origin/upstream-master'. + git remote add upstream https://sourceware.org/git/binutils-gdb.git + git pull upstream master From https://sourceware.org/git/binutils-gdb * branch master -> FETCH_HEAD * [new branch] master -> upstream/master Already up to date. + git push -u origin upstream-master Everything up-to-date branch 'upstream-master' set up to track 'origin/upstream-master'. + git checkout master Switched to branch 'master' Your branch is up to date with 'origin/master'. + git merge upstream-master fatal: refusing to merge unrelated histories + git push -u origin master Everything up-to-date branch 'master' set up to track 'origin/master'. + branchname=series59725-patch144301 ++ git branch -a ++ grep 'series59725-patch144301$' + checkbranch= + checkbranchresult=null + '[' null = series59725-patch144301 ']' + git checkout -b series59725-patch144301 Switched to a new branch 'series59725-patch144301' ++ curl https://patchwork.plctlab.org/api/1.2/series/59725/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 5213 100 5213 0 0 154k 0 --:--:-- --:--:-- --:--:-- 154k + series_response='{"id":59725,"url":"https://patchwork.plctlab.org/api/1.2/series/59725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=59725","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","date":"2023-09-25T08:35:38","submitter":{"id":162,"url":"https://patchwork.plctlab.org/api/1.2/people/162/","name":"Claudiu Zissulescu","email":"claziss@gmail.com"},"version":1,"total":10,"received_total":9,"received_all":false,"mbox":"https://patchwork.plctlab.org/series/59725/mbox/","cover_letter":null,"patches":[{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144301,"url":"https://patchwork.plctlab.org/api/1.2/patches/144301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/","msgid":"<20230925083547.432083-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:44","name":"[committed,07/10] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"}]}' ++ jq '.patches[] | (.id|tostring) + "," + .mbox' ++ echo '{"id":59725,"url":"https://patchwork.plctlab.org/api/1.2/series/59725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=59725","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","date":"2023-09-25T08:35:38","submitter":{"id":162,"url":"https://patchwork.plctlab.org/api/1.2/people/162/","name":"Claudiu Zissulescu","email":"claziss@gmail.com"},"version":1,"total":10,"received_total":9,"received_all":false,"mbox":"https://patchwork.plctlab.org/series/59725/mbox/","cover_letter":null,"patches":[{"id":144292,"url":"https://patchwork.plctlab.org/api/1.2/patches/144292/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/","msgid":"<20230925083547.432083-1-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"},{"id":144293,"url":"https://patchwork.plctlab.org/api/1.2/patches/144293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/","msgid":"<20230925083547.432083-2-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:39","name":"[committed,02/10] arc: Add new LD tests for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"},{"id":144296,"url":"https://patchwork.plctlab.org/api/1.2/patches/144296/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/","msgid":"<20230925083547.432083-3-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:40","name":"[committed,03/10] arc: Add new ARCv3 ISA to BFD.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"},{"id":144294,"url":"https://patchwork.plctlab.org/api/1.2/patches/144294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/","msgid":"<20230925083547.432083-4-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:41","name":"[committed,04/10] arc: Add new linker emulation and scripts for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/"},{"id":144297,"url":"https://patchwork.plctlab.org/api/1.2/patches/144297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/","msgid":"<20230925083547.432083-5-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:42","name":"[committed,05/10] arc: Update opcode related include files for ARCv3.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/"},{"id":144298,"url":"https://patchwork.plctlab.org/api/1.2/patches/144298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/","msgid":"<20230925083547.432083-6-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:43","name":"[committed,06/10] arc: Update ARC'\''s Gnu Assembler backend with ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/"},{"id":144301,"url":"https://patchwork.plctlab.org/api/1.2/patches/144301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/","msgid":"<20230925083547.432083-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:44","name":"[committed,07/10] arc: Add new opcode functions for ARCv3 ISA.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/"},{"id":144300,"url":"https://patchwork.plctlab.org/api/1.2/patches/144300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/","msgid":"<20230925083547.432083-9-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:46","name":"[committed,09/10] arc: Update arc'\''s gas tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/"},{"id":144299,"url":"https://patchwork.plctlab.org/api/1.2/patches/144299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/","msgid":"<20230925083547.432083-10-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:47","name":"[committed,10/10] arc: Update NEWS files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"}]}' + patchid_patchurl='"144292,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/" "144293,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/" "144296,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/" "144294,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/" "144297,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/" "144298,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/" "144301,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/" "144300,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/" "144299,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"' + echo '"144292,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/" "144293,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/" "144296,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/" "144294,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-4-claziss@gmail.com/mbox/" "144297,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-5-claziss@gmail.com/mbox/" "144298,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-6-claziss@gmail.com/mbox/" "144301,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/" "144300,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-9-claziss@gmail.com/mbox/" "144299,https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-10-claziss@gmail.com/mbox/"' + IFS=, + read -r series_patch_id series_patch_url ++ echo '"144292' ++ sed 's/"//g' + series_patch_id=144292 ++ echo 'https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/"' ++ sed 's/"//g' + series_patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++ git rev-parse HEAD + commitid_before=324998b47364528f407666512015370c12ab83a1 + eval '+++ declare -p bout bret declare -- bout="Applying: arc: Add new GAS tests for ARCv3." declare -- bret="0" ++ berr='\''++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 50967 100 50967 0 0 995k 0 --:--:-- --:--:-- --:--:-- 995k +++ bout='\''\'\'''\''Applying: arc: Add new GAS tests for ARCv3.'\''\'\'''\'' +++ bret=0'\'' ++ declare -p berr declare -- berr="++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 50967 100 50967 0 0 995k 0 --:--:-- --:--:-- --:--:-- 995k +++ bout='\''Applying: arc: Add new GAS tests for ARCv3.'\'' +++ bret=0"' ++ +++ declare -p bout bret /tmp/jenkins149091406229923393.sh: line 124: +++: command not found ++ declare -- 'bout=Applying: arc: Add new GAS tests for ARCv3.' ++ declare -- bret=0 ++ ++ 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 50967 100 50967 0 0 995k 0 --:--:-- --:--:-- --:--:-- 995k +++ bout='\''Applying: arc: Add new GAS tests for ARCv3.'\'' +++ bret=0' /tmp/jenkins149091406229923393.sh: line 135: ++: command not found ++ ++ declare -p berr /tmp/jenkins149091406229923393.sh: line 136: ++: command not found ++ declare -- 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-1-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 50967 100 50967 0 0 995k 0 --:--:-- --:--:-- --:--:-- 995k +++ bout='\''Applying: arc: Add new GAS tests for ARCv3.'\'' +++ bret=0' ++ git rev-parse HEAD + commitid_after=32d8bebaf056c0a037e257f59f21e63268c6215f + '[' 0 = 0 ']' + '[' 32d8bebaf056c0a037e257f59f21e63268c6215f = 324998b47364528f407666512015370c12ab83a1 ']' + '[' 144292 = 144301 ']' + IFS=, + read -r series_patch_id series_patch_url ++ echo '"144293' ++ sed 's/"//g' + series_patch_id=144293 ++ echo 'https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/"' ++ sed 's/"//g' + series_patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++ git rev-parse HEAD + commitid_before=32d8bebaf056c0a037e257f59f21e63268c6215f + eval '+++ declare -p bout bret declare -- bout="Applying: arc: Add new LD tests for ARCv3." declare -- bret="0" ++ berr='\''++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 17341 100 17341 0 0 273k 0 --:--:-- --:--:-- --:--:-- 268k +++ bout='\''\'\'''\''Applying: arc: Add new LD tests for ARCv3.'\''\'\'''\'' +++ bret=0'\'' ++ declare -p berr declare -- berr="++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 17341 100 17341 0 0 273k 0 --:--:-- --:--:-- --:--:-- 268k +++ bout='\''Applying: arc: Add new LD tests for ARCv3.'\'' +++ bret=0"' ++ +++ declare -p bout bret /tmp/jenkins149091406229923393.sh: line 124: +++: command not found ++ declare -- 'bout=Applying: arc: Add new LD tests for ARCv3.' ++ declare -- bret=0 ++ ++ 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 17341 100 17341 0 0 273k 0 --:--:-- --:--:-- --:--:-- 268k +++ bout='\''Applying: arc: Add new LD tests for ARCv3.'\'' +++ bret=0' /tmp/jenkins149091406229923393.sh: line 135: ++: command not found ++ ++ declare -p berr /tmp/jenkins149091406229923393.sh: line 136: ++: command not found ++ declare -- 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-2-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 17341 100 17341 0 0 273k 0 --:--:-- --:--:-- --:--:-- 268k +++ bout='\''Applying: arc: Add new LD tests for ARCv3.'\'' +++ bret=0' ++ git rev-parse HEAD + commitid_after=5ff0b27f5b8a2e0fda681182240eae44e14a8f1f + '[' 0 = 0 ']' + '[' 5ff0b27f5b8a2e0fda681182240eae44e14a8f1f = 32d8bebaf056c0a037e257f59f21e63268c6215f ']' + '[' 144293 = 144301 ']' + IFS=, + read -r series_patch_id series_patch_url ++ echo '"144296' ++ sed 's/"//g' + series_patch_id=144296 ++ echo 'https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/"' ++ sed 's/"//g' + series_patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++ git rev-parse HEAD + commitid_before=5ff0b27f5b8a2e0fda681182240eae44e14a8f1f + eval '+++ declare -p bout bret declare -- bout="Applying: arc: Add new ARCv3 ISA to BFD. error: sha1 information is lacking or useless (bfd/Makefile.am). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 arc: Add new ARCv3 ISA to BFD. When you have resolved this problem, run \"git am --continue\". If you prefer to skip this patch, run \"git am --skip\" instead. To restore the original branch and stop patching, run \"git am --abort\"." declare -- bret="128" ++ berr='\''++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 137k 100 137k 0 0 2213k 0 --:--:-- --:--:-- --:--:-- 2213k +++ bout='\''\'\'''\''Applying: arc: Add new ARCv3 ISA to BFD. error: sha1 information is lacking or useless (bfd/Makefile.am). error: could not build fake ancestor hint: Use '\''\'\'''\''\'\''\'\'''\'''\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\''\'\''\'\'''\'''\''\'\'''\'' to see the failed patch Patch failed at 0001 arc: Add new ARCv3 ISA to BFD. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\''\'\'''\'' +++ bret=128'\'' ++ declare -p berr declare -- berr="++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 137k 100 137k 0 0 2213k 0 --:--:-- --:--:-- --:--:-- 2213k +++ bout='\''Applying: arc: Add new ARCv3 ISA to BFD. error: sha1 information is lacking or useless (bfd/Makefile.am). error: could not build fake ancestor hint: Use '\''\\'\'''\''git am --show-current-patch=diff'\''\\'\'''\'' to see the failed patch Patch failed at 0001 arc: Add new ARCv3 ISA to BFD. When you have resolved this problem, run \"git am --continue\". If you prefer to skip this patch, run \"git am --skip\" instead. To restore the original branch and stop patching, run \"git am --abort\".'\'' +++ bret=128"' ++ +++ declare -p bout bret /tmp/jenkins149091406229923393.sh: line 124: +++: command not found ++ declare -- 'bout=Applying: arc: Add new ARCv3 ISA to BFD. error: sha1 information is lacking or useless (bfd/Makefile.am). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 arc: Add new ARCv3 ISA to BFD. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".' ++ declare -- bret=128 ++ ++ 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 137k 100 137k 0 0 2213k 0 --:--:-- --:--:-- --:--:-- 2213k +++ bout='\''Applying: arc: Add new ARCv3 ISA to BFD. error: sha1 information is lacking or useless (bfd/Makefile.am). error: could not build fake ancestor hint: Use '\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\'' to see the failed patch Patch failed at 0001 arc: Add new ARCv3 ISA to BFD. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\'' +++ bret=128' /tmp/jenkins149091406229923393.sh: line 149: ++: command not found ++ ++ declare -p berr /tmp/jenkins149091406229923393.sh: line 150: ++: command not found ++ declare -- 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 137k 100 137k 0 0 2213k 0 --:--:-- --:--:-- --:--:-- 2213k +++ bout='\''Applying: arc: Add new ARCv3 ISA to BFD. error: sha1 information is lacking or useless (bfd/Makefile.am). error: could not build fake ancestor hint: Use '\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\'' to see the failed patch Patch failed at 0001 arc: Add new ARCv3 ISA to BFD. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\'' +++ bret=128' ++ git rev-parse HEAD + commitid_after=5ff0b27f5b8a2e0fda681182240eae44e14a8f1f + '[' 128 = 0 ']' + [[ ++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-3-claziss@gmail.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 137k 100 137k 0 0 2213k 0 --:--:-- --:--:-- --:--:-- 2213k +++ bout='Applying: arc: Add new ARCv3 ISA to BFD. error: sha1 information is lacking or useless (bfd/Makefile.am). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 arc: Add new ARCv3 ISA to BFD. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".' +++ bret=128 =~ sha1 information is lacking or useless ]] + submit_check warning Unresolved https://patchwork.plctlab.org/jenkins/job/binutils-gdb/2449/consoleText 'Git am fail log' + check_state=warning + patch_state=Unresolved + repo_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/2449/consoleText + DESCRIPTION='Git am fail log' + curl -X POST -H 'Authorization: Token [*******]' -F state=warning -F target_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/2449/consoleText -F context=binutils-gdb-check -F 'description=Git am fail log' https://patchwork.plctlab.org/api/patches/144301/checks/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 980 100 434 100 546 11729 14756 --:--:-- --:--:-- --:--:-- 26486 {"id":13797,"url":"https://patchwork.plctlab.org/api/patches/144301/checks/13797/","user":{"id":1,"url":"https://patchwork.plctlab.org/api/users/1/","username":"snail","first_name":"","last_name":"","email":"wangliu@iscas.ac.cn"},"date":"2023-09-25T09:28:07.858419","state":"warning","target_url":"https://patchwork.plctlab.org/jenkins/job/binutils-gdb/2449/consoleText","context":"binutils-gdb-check","description":"Git am fail log"}+ curl -X PATCH -H 'Authorization: Token [*******]' -F state=Unresolved https://patchwork.plctlab.org/api/1.2/patches/144301/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0{"id":144301,"url":"https://patchwork.plctlab.org/api/1.2/patches/144301/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20230925083547.432083-7-claziss@gmail.com>","list_archive_url":null,"date":"2023-09-25T08:35:44","name":"[committed,07/10] arc: Add new opcode functions for ARCv3 ISA.","commit_ref":null,"pull_url":null,"state":"unresolved","archived":false,"hash":"6d957687c070c5c253b50f2b1b4874d6abc448b3","submitter":{"id":162,"url":"https://patchwork.plctlab.org/api/1.2/people/162/","name":"Claudiu Zissulescu","email":"claziss@gmail.com"},"delegate":null,"mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230925083547.432083-7-claziss@gmail.com/mbox/","series":[{"id":59725,"url":"https://patchwork.plctlab.org/api/1.2/series/59725/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=59725","date":"2023-09-25T08:35:38","name":"[committed,01/10] arc: Add new GAS tests for ARCv3.","version":1,"mbox":"https://patchwork.plctlab.org/series/59725/mbox/"}],"comments":"https://patchwork.plctlab.org/api/patches/144301/comments/","check":"warning","checks":"https://patchwork.plctlab.org/api/patches/144301/checks/","tags":{},"headers":{"Return-Path":"","Delivered-To":["ouuuleilei@gmail.com","binutils@sourceware.org"],"Received":["by 2002:a59:cae8:0:b0:403:3b70:6f57 with SMTP id r8csp1063300vqu;\n Mon, 25 Sep 2023 01:43:53 -0700 (PDT)","from server2.sourceware.org (ip-8-43-85-97.sourceware.org.\n [8.43.85.97])\n by mx.google.com with ESMTPS id\n d5-20020a50fb05000000b00530aad227dfsi8033346edq.160.2023.09.25.01.43.52\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 25 Sep 2023 01:43:52 -0700 (PDT)","from server2.sourceware.org (localhost [IPv6:::1])\n\tby sourceware.org (Postfix) with ESMTP id 6A88C3857351\n\tfor ; Mon, 25 Sep 2023 08:43:48 +0000 (GMT)","from mail-ed1-x529.google.com (mail-ed1-x529.google.com\n [IPv6:2a00:1450:4864:20::529])\n by sourceware.org (Postfix) with ESMTPS id 335A63856968\n for ; Mon, 25 Sep 2023 08:36:14 +0000 (GMT)","by mail-ed1-x529.google.com with SMTP id\n 4fb4d7f45d1cf-5334d78c5f6so6395156a12.2\n for ; Mon, 25 Sep 2023 01:36:14 -0700 (PDT)","from fatty.nomansland ([193.187.151.25])\n by smtp.gmail.com with ESMTPSA id\n n2-20020aa7c442000000b0052e1959db1csm5206903edr.20.2023.09.25.01.36.10\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 25 Sep 2023 01:36:10 -0700 (PDT)"],"X-Google-Smtp-Source":"\n AGHT+IHCCGodU5Wfyp/H+tnkpfBpdOrmwA2F6nP1p8GkdKw4ITwHGhI1KewD2piPdr7RMoxpa+wz","X-Received":["by 2002:a05:6402:c84:b0:533:c75a:6f6 with SMTP id\n cm4-20020a0564020c8400b00533c75a06f6mr4231072edb.12.1695631432946;\n Mon, 25 Sep 2023 01:43:52 -0700 (PDT)","by 2002:aa7:dc17:0:b0:533:926:da9d with SMTP id\n b23-20020aa7dc17000000b005330926da9dmr4978296edu.18.1695630971347;\n Mon, 25 Sep 2023 01:36:11 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; t=1695631432; cv=none;\n d=google.com; s=arc-20160816;\n b=P5nXVHse8Pxhrsu7I2C1OvlFqd6XfcZywZT/+4Mbd+/wcpJ5Skx6DD+slfDI1Wsgp5\n zJhM2Y1cWj0PgiRTESq3/ZrYLHrlAbcuFx3EojHE/wVy6r97btzA/3KbQF/s+SETdi7G\n icNutpPe25ksyeKjwNNIV4VF8SR99vvKkbEEVYEMdgj31bHqvBRE7aV5Xi9eJUYLASwv\n j95Yop2owYqZKiT/o12AcvHs7uy/sItdGvV5nNFE7C2XkbZKUV/U461+80co3FoldYt+\n c+d4rototVaNuCm+mFzJvV3PHhIRvd/SpIoNXrtZ+D4MH7n3pW8kOEjsnFzvecqcgYJv\n Oq8Q==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;\n s=arc-20160816;\n h=sender:errors-to:reply-to:from:list-subscribe:list-help:list-post\n :list-archive:list-unsubscribe:list-id:precedence\n :content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:dmarc-filter:delivered-to\n :dkim-signature:dkim-filter;\n bh=FilEuhgKGDt5Gv0tYYh8SoC8nymzpBrrbTTnUgKXkFc=;\n fh=XLB4P52z3bowZIMYoHP4s72Zxh9XCg9ZyOgY1lGe8/4=;\n b=J9ZGmMOPKq01cxpcXDMWbqmNrL2PKshgDJrIqy654IUUENiJaPQQOQ7Cilp57Cv+Ny\n f+itRmRTNbWnCdfACum5gRBektaw6yX5hJuvL4tmyHppUi0Vqu7E63vMKHHxJnR3Zc0B\n 5HGVVN4fgY8dOAmhZKAVLY+j9x5guknkH7b6gwV5VLNZkjqF3b0Fh9d2+4efJB4YdsCk\n ozTxBLHhCcQGGaOxXQICCqyAwirOUS9lemOjvE8Kgp/Xz6GXI7Ei7Rsx8TysAfaY87+M\n aJie7Rj9x5KnMa0kW5VSFw+N7xwgkxDjqA6KGlsBJQykFmST8xkH2vckY5JK6ooYoQv7\n Nl3A==","ARC-Authentication-Results":"i=1; mx.google.com;\n dkim=pass header.i=@sourceware.org header.s=default header.b=vV+CRVlc;\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org","Received-SPF":"pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender) client-ip=8.43.85.97;","Authentication-Results":"mx.google.com;\n dkim=pass header.i=@sourceware.org header.s=default header.b=vV+CRVlc;\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org","DKIM-Filter":"OpenDKIM Filter v2.11.0 sourceware.org 6A88C3857351","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org;\n\ts=default; t=1695631428;\n\tbh=FilEuhgKGDt5Gv0tYYh8SoC8nymzpBrrbTTnUgKXkFc=;\n\th=To:Cc:Subject:Date:In-Reply-To:References:List-Id:\n\t List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe:\n\t From:Reply-To:From;\n\tb=vV+CRVlcxX1GSr0SZ3OtSe4hCoIxYg9GDEkRVdLzgvD14NovH9ZAsOrDeYPdntRKE\n\t hJJMvqZxbfiN/I69/bbc1AGWPpu/EQQEuezt0QXLHh2PSsh+GYRtEpNhXY95VyTjhy\n\t aHeuUD3HxcBdj3Vrm757Eq8wZEBOkqJrV3NzfkWg=","X-Original-To":"binutils@sourceware.org","DMARC-Filter":"OpenDMARC Filter v1.4.2 sourceware.org 335A63856968","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1695630972; x=1696235772;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc\n :subject:date:message-id:reply-to;\n bh=FilEuhgKGDt5Gv0tYYh8SoC8nymzpBrrbTTnUgKXkFc=;\n b=G6LrsauPtPoSj2TVyVo3GkB5XmYVpG8n4Opvb3cDgxdnXhzy3ZBjYYTa/bA60XauQn\n 8P5fAoe75A43lkCRHWTNEkgPn4eaTifXk0C6HTSdhJu++MKnyllXjkJFCt/Mjz4uW4Cd\n mFjWl0amN5tOJSWPJWwA8Vr0CB/JfnN5bWGpnt8qaVbfviNyyyztruP2+llsX1QkR1Bk\n OXu1COrziEbofhhEK6QDlP+dzZq/YpiGLCl/VUjAuVL3kmQMBgdHt0DAXiGH/1OJOtAR\n OiJPPo8W0S6p/sbp1+vUdfgp5onU+RzZXOv7rxLU3p9k2VvNPQsfWDVOgyYfT6Ritq1y\n KAZA==","X-Gm-Message-State":"AOJu0Yy76FtBijqM0qKX5NpavPl0e1OtxRIwcHGlNtFQ2iI/vCwSAJAj\n Fih8CbHWf2rOZjq8i0q65AGaxK4PHHM=","To":"binutils@sourceware.org","Cc":"fbedard@synopsys.com","Subject":"[committed 07/10] arc: Add new opcode functions for ARCv3 ISA.","Date":"Mon, 25 Sep 2023 11:35:44 +0300","Message-Id":"<20230925083547.432083-7-claziss@gmail.com>","X-Mailer":"git-send-email 2.30.2","In-Reply-To":"<20230925083547.432083-1-claziss@gmail.com>","References":"<20230925083547.432083-1-claziss@gmail.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Spam-Status":"No, score=-10.9 required=5.0 tests=BAYES_00, DKIM_SIGNED,\n DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0,\n RCVD_IN_DNSWL_NONE, SCC_10_SHORT_WORD_LINES, SCC_20_SHORT_WORD_LINES,\n SCC_5_SHORT_WORD_LINES, SPF_HELO_NONE, SPF_PASS,\n TXREP autolearn=ham autolearn_force=no version=3.4.6","X-Spam-Checker-Version":"SpamAssassin 3.4.6 (2021-04-09) on\n server2.sourceware.org","X-BeenThere":"binutils@sourceware.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Binutils mailing list ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","From":"Claudiu Zissulescu via Binutils ","Reply-To":"Claudiu Zissulescu ","Errors-To":"binutils-bounces+ouuuleilei=gmail.com@sourceware.org","Sender":"\"Binutils\" ","X-getmail-retrieved-from-mailbox":"INBOX","X-GMAIL-THRID":"1777998425474488473","X-GMAIL-MSGID":"1777998425474488473"},"content":"opcodes/\nxxxx-xx-xx Claudiu Zissulescu \n Cupertino Miranda \n\n * opcodes/Makefile.am: Add ARC64 opcode file.\n * opcodes/Makefile.in: Regenerate.\n * opcodes/arc-opc.c: Move the common functionality to\n arcxx-opc.inc. Keep only ARCv2 ARCv1 specifics.\n * opcodes/arc-ext-tbl.h: Deleted file.\n * opcodes/arcxx-opc.inc: New file.\n * opcodes/arc64-opc.c: Likewise.\n * opcodes/arc-fxi.h (insert_uimm9_a32_11_s): New function.\n (extract_uimm9_a32_11_s): Likewise.\n (insert_uimm10_13_s): Likewise.\n (extract_uimm10_13_s): Likewise.\n * opcodes/configure: Regenerate.\n * opcodes/configure.ac: Add ARC64 target.\n * opcodes/disassemble.c: Likewise.\n * opcodes/arc-dis.c (regmod_t): New type.\n (regmods): New structure.\n (fpnames): New strings with fp-regs name.\n (REG_PCL, REG_LIMM, REG_LIMM_S, REG_U32, REG_S32): New defines.\n (getregname): New function.\n (find_format_from_table): Discriminate between signed and unsigned\n 32bit immediates.\n (find_format): Handle extract function for flags.\n (arc_insn_length): Update insn lengths to various architectures.\n (print_insn_arc): Update printing for various ARC architectures.\n\t* opcodes/arc-flag-classes.def: New file.\n\t* opcodes/arc-flag.def: New file.\n\t* opcodes/arc-operands.def: New file.\n\t* opcodes/arc-regs.h: Changed.\n\nSigned-off-by: Claudiu Zissulescu \n---\n opcodes/Makefile.am | 1 +\n opcodes/Makefile.in | 2 +\n opcodes/arc-dis.c | 290 +++-\n opcodes/arc-ext-tbl.h | 124 --\n opcodes/arc-flag-classes.def | 125 ++\n opcodes/arc-flag.def | 179 ++\n opcodes/arc-fxi.h | 60 +\n opcodes/arc-opc.c | 2990 ++--------------------------------\n opcodes/arc-operands.def | 502 ++++++\n opcodes/arc-regs.h | 8 +-\n opcodes/arc64-opc.c | 834 ++++++++++\n opcodes/arcxx-opc.inc | 1840 +++++++++++++++++++++\n opcodes/configure | 1 +\n opcodes/configure.ac | 1 +\n opcodes/disassemble.c | 6 +\n 15 files changed, 3872 insertions(+), 3091 deletions(-)\n delete mode 100644 opcodes/arc-ext-tbl.h\n create mode 100644 opcodes/arc-flag-classes.def\n create mode 100644 opcodes/arc-flag.def\n create mode 100644 opcodes/arc-operands.def\n create mode 100644 opcodes/arc64-opc.c\n create mode 100644 opcodes/arcxx-opc.inc","diff":"diff --git a/opcodes/Makefile.am b/opcodes/Makefile.am\nindex 5804dd1ab38..effcd41b6ae 100644\n--- a/opcodes/Makefile.am\n+++ b/opcodes/Makefile.am\n@@ -116,6 +116,7 @@ TARGET32_LIBOPCODES_CFILES = \\\n \tarc-dis.c \\\n \tarc-ext.c \\\n \tarc-opc.c \\\n+\tarc64-opc.c \\\n \tarm-dis.c \\\n \tavr-dis.c \\\n \tbfin-dis.c \\\ndiff --git a/opcodes/Makefile.in b/opcodes/Makefile.in\nindex 29c26263061..f207cf57f44 100644\n--- a/opcodes/Makefile.in\n+++ b/opcodes/Makefile.in\n@@ -508,6 +508,7 @@ TARGET32_LIBOPCODES_CFILES = \\\n \tarc-dis.c \\\n \tarc-ext.c \\\n \tarc-opc.c \\\n+\tarc64-opc.c \\\n \tarm-dis.c \\\n \tavr-dis.c \\\n \tbfin-dis.c \\\n@@ -876,6 +877,7 @@ distclean-compile:\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/arc-dis.Plo@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/arc-ext.Plo@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/arc-opc.Plo@am__quote@\n+@AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/arc64-opc.Plo@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/arm-dis.Plo@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/avr-dis.Plo@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/bfin-dis.Plo@am__quote@\ndiff --git a/opcodes/arc-dis.c b/opcodes/arc-dis.c\nindex 59b668ff64e..dbcd0dbd7f8 100644\n--- a/opcodes/arc-dis.c\n+++ b/opcodes/arc-dis.c\n@@ -60,7 +60,7 @@ struct arc_disassemble_info\n /* Instruction length w/o limm field. */\n unsigned insn_len;\n \n- /* TRUE if we have limm. */\n+ /* true if we have limm. */\n bool limm_p;\n \n /* LIMM value, if exists. */\n@@ -85,7 +85,7 @@ static const char * const regnames[64] =\n \"r0\", \"r1\", \"r2\", \"r3\", \"r4\", \"r5\", \"r6\", \"r7\",\n \"r8\", \"r9\", \"r10\", \"r11\", \"r12\", \"r13\", \"r14\", \"r15\",\n \"r16\", \"r17\", \"r18\", \"r19\", \"r20\", \"r21\", \"r22\", \"r23\",\n- \"r24\", \"r25\", \"gp\", \"fp\", \"sp\", \"ilink\", \"r30\", \"blink\",\n+ \"r24\", \"r25\", \"r26\", \"fp\", \"sp\", \"ilink\", \"r30\", \"blink\",\n \n \"r32\", \"r33\", \"r34\", \"r35\", \"r36\", \"r37\", \"r38\", \"r39\",\n \"r40\", \"r41\", \"r42\", \"r43\", \"r44\", \"r45\", \"r46\", \"r47\",\n@@ -93,6 +93,29 @@ static const char * const regnames[64] =\n \"r56\", \"r57\", \"r58\", \"r59\", \"lp_count\", \"reserved\", \"LIMM\", \"pcl\"\n };\n \n+typedef struct regmod\n+{\n+ const unsigned int index;\n+ const unsigned int isa;\n+ const char *rname;\n+} regmod_t;\n+\n+static regmod_t regmods[] =\n+{\n+ { 26, ARC_OPCODE_ARCV1 | ARC_OPCODE_ARCV2, \"gp\" },\n+ { 29, ARC_OPCODE_ARCV1, \"ilink1\" },\n+ { 30, ARC_OPCODE_ARCV1, \"ilink2\" },\n+ { 0, ARC_OPCODE_NONE, 0 }\n+};\n+\n+static const char * const fpnames[32] =\n+{\n+ \"f0\", \"f1\", \"f2\", \"f3\", \"f4\", \"f5\", \"f6\", \"f7\",\n+ \"f8\", \"f9\", \"f10\", \"f11\", \"f12\", \"f13\", \"f14\", \"f15\",\n+ \"f16\", \"f17\", \"f18\", \"f19\", \"f20\", \"f21\", \"f22\", \"f23\",\n+ \"f24\", \"f25\", \"f26\", \"f27\", \"f28\", \"f29\", \"f30\", \"f31\"\n+};\n+\n static const char * const addrtypenames[ARC_NUM_ADDRTYPES] =\n {\n \"bd\", \"jid\", \"lbd\", \"mbd\", \"sd\", \"sm\", \"xa\", \"xd\",\n@@ -126,7 +149,6 @@ static unsigned enforced_isa_mask = ARC_OPCODE_NONE;\n static bool print_hex = false;\n \n /* Macros section. */\n-\n #ifdef DEBUG\n # define pr_debug(fmt, args...) fprintf (stderr, fmt, ##args)\n #else\n@@ -140,8 +162,29 @@ static bool print_hex = false;\n #define BITS(word,s,e) (((word) >> (s)) & ((1ull << ((e) - (s)) << 1) - 1))\n #define OPCODE_32BIT_INSN(word)\t(BITS ((word), 27, 31))\n \n+#define REG_PCL 63\n+#define REG_LIMM 62\n+#define REG_LIMM_S 30\n+#define REG_U32 62\n+#define REG_S32 60\n+\n /* Functions implementation. */\n \n+static const char *\n+getregname (unsigned int index, unsigned int isa_mask)\n+{\n+ regmod_t *iregmods = regmods;\n+ while (iregmods->rname)\n+ {\n+ if (index == iregmods->index\n+\t && (isa_mask & iregmods->isa))\n+\treturn iregmods->rname;\n+ iregmods ++;\n+ }\n+\n+ return regnames[index % 64];\n+}\n+\n /* Initialize private data. */\n static bool\n init_arc_disasm_info (struct disassemble_info *info)\n@@ -170,7 +213,7 @@ add_to_decodelist (insn_class_t insn_class,\n decodelist = t;\n }\n \n-/* Return TRUE if we need to skip the opcode from being\n+/* Return true if we need to skip the opcode from being\n disassembled. */\n \n static bool\n@@ -277,7 +320,7 @@ find_format_from_table (struct disassemble_info *info,\n if (arc_opcode_len (opcode) != (int) insn_len)\n \tcontinue;\n \n- if ((insn & opcode->mask) != opcode->opcode)\n+ if ((insn & opcode->mask) != (opcode->mask & opcode->opcode))\n \tcontinue;\n \n *has_limm = false;\n@@ -285,7 +328,7 @@ find_format_from_table (struct disassemble_info *info,\n /* Possible candidate, check the operands. */\n for (opidx = opcode->operands; *opidx; opidx++)\n \t{\n-\t int value, limmind;\n+\t int value, slimmind;\n \t const struct arc_operand *operand = &arc_operands[*opidx];\n \n \t if (operand->flags & ARC_OPERAND_FAKE)\n@@ -296,19 +339,19 @@ find_format_from_table (struct disassemble_info *info,\n \t else\n \t value = (insn >> operand->shift) & ((1ull << operand->bits) - 1);\n \n-\t /* Check for LIMM indicator. If it is there, then make sure\n-\t we pick the right format. */\n-\t limmind = (isa_mask & ARC_OPCODE_ARCV2) ? 0x1E : 0x3E;\n+\t /* Check for (short) LIMM indicator. If it is there, then\n+\t make sure we pick the right format. */\n+\t slimmind = (isa_mask & ARC_OPCODE_ARCVx) ? REG_LIMM_S : REG_LIMM;\n \t if (operand->flags & ARC_OPERAND_IR\n \t && !(operand->flags & ARC_OPERAND_LIMM))\n-\t {\n-\t if ((value == 0x3E && insn_len == 4)\n-\t\t || (value == limmind && insn_len == 2))\n-\t\t{\n-\t\t invalid = true;\n-\t\t break;\n-\t\t}\n-\t }\n+\t if ((value == REG_LIMM && insn_len == 4)\n+\t\t|| (value == slimmind && insn_len == 2)\n+\t\t|| (isa_mask & ARC_OPCODE_ARC64\n+\t\t && (value == REG_S32) && (insn_len == 4)))\n+\t {\n+\t\tinvalid = true;\n+\t\tbreak;\n+\t }\n \n \t if (operand->flags & ARC_OPERAND_LIMM\n \t && !(operand->flags & ARC_OPERAND_DUPLICATE))\n@@ -338,11 +381,15 @@ find_format_from_table (struct disassemble_info *info,\n \n \t for (flgopridx = cl_flags->flags; *flgopridx; ++flgopridx)\n \t {\n+\t bool tmp = false;\n \t const struct arc_flag_operand *flg_operand =\n \t\t&arc_flag_operands[*flgopridx];\n \n-\t value = (insn >> flg_operand->shift)\n-\t\t& ((1 << flg_operand->bits) - 1);\n+\t if (cl_flags->extract)\n+\t\tvalue = (*cl_flags->extract)(insn, &tmp);\n+\t else\n+\t\tvalue = (insn >> flg_operand->shift)\n+\t\t & ((1 << flg_operand->bits) - 1);\n \t if (value == flg_operand->code)\n \t\tfoundA = 1;\n \t if (value)\n@@ -396,15 +443,15 @@ find_format_from_table (struct disassemble_info *info,\n the found opcode requires a LIMM then the LIMM value will be loaded into a\n field of ITER.\n \n- This function returns TRUE in almost all cases, FALSE is reserved to\n+ This function returns true in almost all cases, false is reserved to\n indicate an error (failing to find an opcode is not an error) a returned\n- result of FALSE would indicate that the disassembler can't continue.\n+ result of false would indicate that the disassembler can't continue.\n \n- If no matching opcode is found then the returned result will be TRUE, the\n+ If no matching opcode is found then the returned result will be true, the\n value placed into OPCODE_RESULT will be NULL, ITER will be undefined, and\n INSN_LEN will be unchanged.\n \n- If a matching opcode is found, then the returned result will be TRUE, the\n+ If a matching opcode is found, then the returned result will be true, the\n opcode pointer is placed into OPCODE_RESULT, INSN_LEN will be increased by\n 4 if the instruction requires a LIMM, and the LIMM value will have been\n loaded into a field of ITER. Finally, ITER will have been initialised so\n@@ -421,11 +468,14 @@ find_format (bfd_vma memaddr,\n struct arc_operand_iterator * iter)\n {\n const struct arc_opcode *opcode = NULL;\n+ const struct arc_opcode *opcodeList = NULL;\n bool needs_limm = false;\n const extInstruction_t *einsn, *i;\n unsigned limm = 0;\n struct arc_disassemble_info *arc_infop = info->private_data;\n \n+ opcodeList = arc_opcodes;\n+\n /* First, try the extension instructions. */\n if (*insn_len == 4)\n {\n@@ -452,7 +502,7 @@ find_format (bfd_vma memaddr,\n \n /* Then, try finding the first match in the opcode table. */\n if (opcode == NULL)\n- opcode = find_format_from_table (info, arc_opcodes, insn, *insn_len,\n+ opcode = find_format_from_table (info, opcodeList, insn, *insn_len,\n \t\t\t\t isa_mask, &needs_limm, true);\n \n if (opcode != NULL && needs_limm)\n@@ -542,8 +592,14 @@ print_flags (const struct arc_opcode *opcode,\n \t if (!flg_operand->favail)\n \t continue;\n \n-\t value = (insn[0] >> flg_operand->shift)\n-\t & ((1 << flg_operand->bits) - 1);\n+\t if (cl_flags->extract)\n+\t {\n+\t bool tmp = false;\n+\t value = (*cl_flags->extract)(insn[0], &tmp);\n+\t }\n+\t else\n+\t value = (insn[0] >> flg_operand->shift)\n+\t & ((1 << flg_operand->bits) - 1);\n \t if (value == flg_operand->code)\n \t {\n \t /* FIXME!: print correctly nt/t flag. */\n@@ -646,34 +702,59 @@ arc_insn_length (bfd_byte msb, bfd_byte lsb, struct disassemble_info *info)\n {\n bfd_byte major_opcode = msb >> 3;\n \n- switch (info->mach)\n+ switch (info->arch)\n {\n- case bfd_mach_arc_arc700:\n- /* The nps400 extension set requires this special casing of the\n-\t instruction length calculation. Right now this is not causing any\n-\t problems as none of the known extensions overlap in opcode space,\n-\t but, if they ever do then we might need to start carrying\n-\t information around in the elf about which extensions are in use. */\n- if (major_opcode == 0xb)\n- {\n- bfd_byte minor_opcode = lsb & 0x1f;\n+ case bfd_arch_arc:\n+ switch (info->mach)\n+\t{\n+\tcase bfd_mach_arc_arc700:\n+\t /* The nps400 extension set requires this special casing of\n+\t the instruction length calculation. Right now this is\n+\t not causing any problems as none of the known extensions\n+\t overlap in opcode space, but, if they ever do then we\n+\t might need to start carrying information around in the\n+\t elf about which extensions are in use. */\n+\t if (major_opcode == 0xb)\n+\t {\n+\t bfd_byte minor_opcode = lsb & 0x1f;\n \n-\t if (minor_opcode < 4)\n-\t return 6;\n-\t else if (minor_opcode == 0x10 || minor_opcode == 0x11)\n-\t return 8;\n- }\n- if (major_opcode == 0xa)\n- {\n- return 8;\n- }\n- /* Fall through. */\n- case bfd_mach_arc_arc600:\n- return (major_opcode > 0xb) ? 2 : 4;\n+\t if (minor_opcode < 4)\n+\t\treturn 6;\n+\t else if (minor_opcode == 0x10 || minor_opcode == 0x11)\n+\t\treturn 8;\n+\t }\n+\t if (major_opcode == 0xa)\n+\t {\n+\t return 8;\n+\t }\n+\t /* Fall through. */\n+\tcase bfd_mach_arc_arc600:\n+\t return (major_opcode > 0xb) ? 2 : 4;\n+\t break;\n+\n+\tcase bfd_mach_arc_arcv2:\n+\t return (major_opcode > 0x7) ? 2 : 4;\n+\t break;\n+\n+\tdefault:\n+\t return 0;\n+\t}\n break;\n \n- case bfd_mach_arc_arcv2:\n- return (major_opcode > 0x7) ? 2 : 4;\n+ case bfd_arch_arc64:\n+ switch (info->mach)\n+\t{\n+\tcase bfd_mach_arcv3_32:\n+\tcase bfd_mach_arcv3_64:\n+\t if (major_opcode == 0x0b\n+\t || major_opcode == 0x0d\n+\t || major_opcode == 0x1c)\n+\t return 4;\n+\t return (major_opcode > 0x7) ? 2 : 4;\n+\n+\tdefault:\n+\t return 0;\n+\t}\n break;\n \n default:\n@@ -723,8 +804,8 @@ extract_operand_value (const struct arc_operand *operand,\n return value;\n }\n \n-/* Find the next operand, and the operands value from ITER. Return TRUE if\n- there is another operand, otherwise return FALSE. If there is an\n+/* Find the next operand, and the operands value from ITER. Return true if\n+ there is another operand, otherwise return false. If there is an\n operand returned then the operand is placed into OPERAND, and the value\n into VALUE. If there is no operand returned then OPERAND and VALUE are\n unchanged. */\n@@ -808,14 +889,18 @@ parse_option (const char *option)\n }\n \n #define ARC_CPU_TYPE_A6xx(NAME,EXTRA)\t\t\t\\\n- { #NAME, ARC_OPCODE_ARC600, \"ARC600\" }\n+ { #NAME, ARC_OPCODE_ARC600, \"ARC600\" },\n #define ARC_CPU_TYPE_A7xx(NAME,EXTRA)\t\t\t\\\n- { #NAME, ARC_OPCODE_ARC700, \"ARC700\" }\n+ { #NAME, ARC_OPCODE_ARC700, \"ARC700\" },\n #define ARC_CPU_TYPE_AV2EM(NAME,EXTRA)\t\t\t\\\n- { #NAME, ARC_OPCODE_ARCv2EM, \"ARC EM\" }\n+ { #NAME, ARC_OPCODE_ARCv2EM, \"ARC EM\" },\n #define ARC_CPU_TYPE_AV2HS(NAME,EXTRA)\t\t\t\\\n- { #NAME, ARC_OPCODE_ARCv2HS, \"ARC HS\" }\n-#define ARC_CPU_TYPE_NONE\t\t\t\t\\\n+ { #NAME, ARC_OPCODE_ARCv2HS, \"ARC HS\" },\n+#define ARC_CPU_TYPE_A64x(NAME,EXTRA)\t\t\t\\\n+ { #NAME, ARC_OPCODE_ARC64, \"ARC64\" },\n+#define ARC_CPU_TYPE_A32x(NAME,EXTRA)\t\t\t\\\n+ { #NAME, ARC_OPCODE_ARC64, \"ARC32\" },\n+#define ARC_CPU_TYPE_NONE\t\t\t\\\n { 0, 0, 0 }\n \n /* A table of CPU names and opcode sets. */\n@@ -950,7 +1035,8 @@ print_insn_arc (bfd_vma memaddr,\n bool open_braket;\n int size;\n const struct arc_operand *operand;\n- int value, vpcl;\n+ int value;\n+ bfd_vma vpcl;\n struct arc_operand_iterator iter;\n struct arc_disassemble_info *arc_infop;\n bool rpcl = false, rset = false;\n@@ -978,25 +1064,54 @@ print_insn_arc (bfd_vma memaddr,\n if (info->section && info->section->owner)\n \theader = elf_elfheader (info->section->owner);\n \n- switch (info->mach)\n+ switch (info->arch)\n \t{\n-\tcase bfd_mach_arc_arc700:\n-\t isa_mask = ARC_OPCODE_ARC700;\n+\tcase bfd_arch_arc:\n+\t switch (info->mach)\n+\t {\n+\t case bfd_mach_arc_arc700:\n+\t isa_mask = ARC_OPCODE_ARC700;\n+\t break;\n+\n+\t case bfd_mach_arc_arc600:\n+\t isa_mask = ARC_OPCODE_ARC600;\n+\t break;\n+\n+\t case bfd_mach_arc_arcv2:\n+\t default:\n+\t isa_mask = ARC_OPCODE_ARCv2EM;\n+\t /* TODO: Perhaps remove definition of header since it is\n+\t\t only used at this location. */\n+\t if (header != NULL\n+\t\t && (header->e_flags & EF_ARC_MACH_MSK) == EF_ARC_CPU_ARCV2HS)\n+\t\tisa_mask = ARC_OPCODE_ARCv2HS;\n+\t break;\n+\t }\n \t break;\n \n-\tcase bfd_mach_arc_arc600:\n-\t isa_mask = ARC_OPCODE_ARC600;\n+\tcase bfd_arch_arc64:\n+\t switch (info->mach)\n+\t {\n+\t case bfd_mach_arcv3_64:\n+\t isa_mask = ARC_OPCODE_ARC64;\n+\t break;\n+\n+\t case bfd_mach_arcv3_32:\n+\t isa_mask = ARC_OPCODE_ARC32;\n+\t break;\n+\n+\t default:\n+\t /* xgettext:c-format */\n+\t opcodes_error_handler (_(\"unrecognised arc64 disassembler \\\n+variant\"));\n+\t return -1;\n+\t }\n \t break;\n \n-\tcase bfd_mach_arc_arcv2:\n \tdefault:\n-\t isa_mask = ARC_OPCODE_ARCv2EM;\n-\t /* TODO: Perhaps remove definition of header since it is only used at\n-\t this location. */\n-\t if (header != NULL\n-\t && (header->e_flags & EF_ARC_MACH_MSK) == EF_ARC_CPU_ARCV2HS)\n-\t isa_mask = ARC_OPCODE_ARCv2HS;\n-\t break;\n+\t /* xgettext:c-format */\n+\t opcodes_error_handler (_(\"unrecognised disassembler architecture\"));\n+\t return -1;\n \t}\n }\n else\n@@ -1289,8 +1404,10 @@ print_insn_arc (bfd_vma memaddr,\n \t rpcl = true;\n \t vpcl = value;\n \t rset = true;\n-\n-\t info->target = (bfd_vma) (memaddr & ~3) + value;\n+\t if ((operand->flags & ARC_OPERAND_LIMM)\n+\t && (operand->flags & ARC_OPERAND_ALIGNED32))\n+\t vpcl <<= 2;\n+\t info->target = (bfd_vma) (memaddr & ~3) + vpcl;\n \t}\n else if (!(operand->flags & ARC_OPERAND_IR))\n \t{\n@@ -1303,10 +1420,15 @@ print_insn_arc (bfd_vma memaddr,\n \t{\n \t const char *rname;\n \n-\t assert (value >=0 && value < 64);\n+\t assert (value >= 0 && value < 64);\n \t rname = arcExtMap_coreRegName (value);\n \t if (!rname)\n-\t rname = regnames[value];\n+\t {\n+\t if (operand->flags & ARC_OPERAND_FP)\n+\t\trname = fpnames[value & 0x1f];\n+\t else\n+\t\trname = getregname (value, isa_mask);\n+\t }\n \t (*info->fprintf_styled_func) (info->stream, dis_style_register,\n \t\t\t\t\t\"%s\", rname);\n \n@@ -1316,8 +1438,10 @@ print_insn_arc (bfd_vma memaddr,\n \t if ((value & 0x01) == 0)\n \t\t{\n \t\t rname = arcExtMap_coreRegName (value + 1);\n-\t\t if (!rname)\n-\t\t rname = regnames[value + 1];\n+\t\t if (operand->flags & ARC_OPERAND_FP)\n+\t\t rname = fpnames[(value + 1) & 0x1f];\n+\t\t else\n+\t\t rname = getregname (value + 1, isa_mask);\n \t\t}\n \t else\n \t\trname = _(\"\\nWarning: illegal use of double register \"\n@@ -1325,7 +1449,7 @@ print_insn_arc (bfd_vma memaddr,\n \t (*info->fprintf_styled_func) (info->stream, dis_style_register,\n \t\t\t\t\t \"%s\", rname);\n \t }\n-\t if (value == 63)\n+\t if (value == REG_PCL)\n \t rpcl = true;\n \t else\n \t rpcl = false;\n@@ -1339,8 +1463,12 @@ print_insn_arc (bfd_vma memaddr,\n \t\t\t\t\t \"%s\", rname);\n \t else\n \t {\n-\t (*info->fprintf_styled_func) (info->stream, dis_style_immediate,\n-\t\t\t\t\t \"%#x\", value);\n+\t if (operand->flags & ARC_OPERAND_SIGNED)\n+\t\t(*info->fprintf_styled_func) (info->stream, dis_style_immediate,\n+\t\t\t\t\t \"%d@s32\", value);\n+\t else\n+\t\t(*info->fprintf_styled_func) (info->stream, dis_style_immediate,\n+\t\t\t\t\t \"%#x\", value);\n \t if (info->insn_type == dis_branch\n \t\t || info->insn_type == dis_jsr)\n \t\tinfo->target = (bfd_vma) value;\n@@ -1418,7 +1546,7 @@ print_insn_arc (bfd_vma memaddr,\n \t = ARC_OPERAND_KIND_LIMM;\n \t /* It is not important to have exactly the LIMM indicator\n \t here. */\n-\t arc_infop->operands[arc_infop->operands_count].value = 63;\n+\t arc_infop->operands[arc_infop->operands_count].value = REG_PCL;\n \t}\n else\n \t{\ndiff --git a/opcodes/arc-ext-tbl.h b/opcodes/arc-ext-tbl.h\ndeleted file mode 100644\nindex d230b610e8c..00000000000\n--- a/opcodes/arc-ext-tbl.h\n+++ /dev/null\n@@ -1,124 +0,0 @@\n-/* ARC instruction defintions.\n- Copyright (C) 2016-2023 Free Software Foundation, Inc.\n-\n- Contributed by Claudiu Zissulescu (claziss@synopsys.com)\n-\n- This file is part of libopcodes.\n-\n- This library is free software; you can redistribute it and/or modify\n- it under the terms of the GNU General Public License as published by\n- the Free Software Foundation; either version 3, or (at your option)\n- any later version.\n-\n- It is distributed in the hope that it will be useful, but WITHOUT\n- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public\n- License for more details.\n-\n- You should have received a copy of the GNU General Public License\n- along with this program; if not, write to the Free Software Foundation,\n- Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */\n-\n-/* Common combinations of FLAGS. */\n-#define FLAGS_NONE { 0 }\n-#define FLAGS_F { C_F }\n-#define FLAGS_CC { C_CC }\n-#define FLAGS_CCF { C_CC, C_F }\n-\n-/* Common combination of arguments. */\n-#define ARG_NONE\t\t{ 0 }\n-#define ARG_32BIT_RARBRC\t{ RA, RB, RC }\n-#define ARG_32BIT_ZARBRC\t{ ZA, RB, RC }\n-#define ARG_32BIT_RBRBRC\t{ RB, RBdup, RC }\n-#define ARG_32BIT_RARBU6\t{ RA, RB, UIMM6_20 }\n-#define ARG_32BIT_ZARBU6\t{ ZA, RB, UIMM6_20 }\n-#define ARG_32BIT_RBRBU6\t{ RB, RBdup, UIMM6_20 }\n-#define ARG_32BIT_RBRBS12\t{ RB, RBdup, SIMM12_20 }\n-#define ARG_32BIT_RALIMMRC\t{ RA, LIMM, RC }\n-#define ARG_32BIT_RARBLIMM\t{ RA, RB, LIMM }\n-#define ARG_32BIT_ZALIMMRC\t{ ZA, LIMM, RC }\n-#define ARG_32BIT_ZARBLIMM\t{ ZA, RB, LIMM }\n-\n-#define ARG_32BIT_RBRBLIMM\t{ RB, RBdup, LIMM }\n-#define ARG_32BIT_RALIMMU6\t{ RA, LIMM, UIMM6_20 }\n-#define ARG_32BIT_ZALIMMU6\t{ ZA, LIMM, UIMM6_20 }\n-\n-#define ARG_32BIT_ZALIMMS12\t{ ZA, LIMM, SIMM12_20 }\n-#define ARG_32BIT_RALIMMLIMM\t{ RA, LIMM, LIMMdup }\n-#define ARG_32BIT_ZALIMMLIMM\t{ ZA, LIMM, LIMMdup }\n-\n-#define ARG_32BIT_RBRC { RB, RC }\n-#define ARG_32BIT_ZARC { ZA, RC }\n-#define ARG_32BIT_RBU6 { RB, UIMM6_20 }\n-#define ARG_32BIT_ZAU6 { ZA, UIMM6_20 }\n-#define ARG_32BIT_RBLIMM { RB, LIMM }\n-#define ARG_32BIT_ZALIMM { ZA, LIMM }\n-\n-/* Macro to generate 2 operand extension instruction. */\n-#define EXTINSN2OPF(NAME, CPU, CLASS, SCLASS, MOP, SOP, FL)\t \\\n- { NAME, INSN2OP_BC (MOP,SOP), MINSN2OP_BC, CPU, CLASS, SCLASS, \\\n- ARG_32BIT_RBRC, FL },\t\t\t\t\t \\\n- { NAME, INSN2OP_0C (MOP,SOP), MINSN2OP_0C, CPU, CLASS, SCLASS, \\\n- ARG_32BIT_ZARC, FL },\t\t\t\t\t \\\n- { NAME, INSN2OP_BU (MOP,SOP), MINSN2OP_BU, CPU, CLASS, SCLASS, \\\n- ARG_32BIT_RBU6, FL },\t\t\t\t\t \\\n- { NAME, INSN2OP_0U (MOP,SOP), MINSN2OP_0U, CPU, CLASS, SCLASS, \\\n- ARG_32BIT_ZAU6, FL },\t\t\t\t\t \\\n- { NAME, INSN2OP_BL (MOP,SOP), MINSN2OP_BL, CPU, CLASS, SCLASS, \\\n- ARG_32BIT_RBLIMM, FL },\t\t\t\t\t \\\n- { NAME, INSN2OP_0L (MOP,SOP), MINSN2OP_0L, CPU, CLASS, SCLASS, \\\n- ARG_32BIT_ZALIMM, FL },\n-\n-#define EXTINSN2OP(NAME, CPU, CLASS, SCLASS, MOP, SOP)\t\t \\\n- EXTINSN2OPF(NAME, CPU, CLASS, SCLASS, MOP, SOP, FLAGS_F)\n-\n-/* Macro to generate 3 operand extesion instruction. */\n-#define EXTINSN3OP(NAME, CPU, CLASS, SCLASS, MOP, SOP)\t\t\t\\\n- { NAME, INSN3OP_ABC (MOP,SOP), MINSN3OP_ABC, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RARBRC, FLAGS_F },\t\t\t\t\t\\\n- { NAME, INSN3OP_0BC (MOP,SOP), MINSN3OP_0BC, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZARBRC, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_CBBC (MOP,SOP), MINSN3OP_CBBC, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RBRBRC, FLAGS_CCF },\t\t\t\t\\\n- { NAME, INSN3OP_ABU (MOP,SOP), MINSN3OP_ABU, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RARBU6, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_0BU (MOP,SOP), MINSN3OP_0BU, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZARBU6, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_CBBU (MOP,SOP), MINSN3OP_CBBU, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RBRBU6, FLAGS_CCF },\t\t\t\t\\\n- { NAME, INSN3OP_BBS (MOP,SOP), MINSN3OP_BBS, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RBRBS12, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_ALC (MOP,SOP), MINSN3OP_ALC, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RALIMMRC, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_ABL (MOP,SOP), MINSN3OP_ABL, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RARBLIMM, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_0LC (MOP,SOP), MINSN3OP_0LC, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZALIMMRC, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_0BL (MOP,SOP), MINSN3OP_0BL, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZARBLIMM, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_C0LC (MOP,SOP), MINSN3OP_C0LC, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZALIMMRC, FLAGS_CCF },\t\t\t\t\\\n- { NAME, INSN3OP_CBBL (MOP,SOP), MINSN3OP_CBBL, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RBRBLIMM, FLAGS_CCF },\t\t\t\t\\\n- { NAME, INSN3OP_ALU (MOP,SOP), MINSN3OP_ALU, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RALIMMU6, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_0LU (MOP,SOP), MINSN3OP_0LU, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZALIMMU6, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_C0LU (MOP,SOP), MINSN3OP_C0LU, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZALIMMU6, FLAGS_CCF },\t\t\t\t\\\n- { NAME, INSN3OP_0LS (MOP,SOP), MINSN3OP_0LS, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZALIMMS12, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_ALL (MOP,SOP), MINSN3OP_ALL, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_RALIMMLIMM, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_0LL (MOP,SOP), MINSN3OP_0LL, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZALIMMLIMM, FLAGS_F },\t\t\t\t\\\n- { NAME, INSN3OP_C0LL (MOP,SOP), MINSN3OP_C0LL, CPU, CLASS, SCLASS,\t\\\n- ARG_32BIT_ZALIMMLIMM, FLAGS_CCF },\n-\n-/* Extension instruction declarations. */\n-EXTINSN2OP (\"dsp_fp_flt2i\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE1, 7, 43)\n-EXTINSN2OP (\"dsp_fp_i2flt\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE1, 7, 44)\n-EXTINSN2OP (\"dsp_fp_sqrt\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE2, 7, 45)\n-\n-EXTINSN3OP (\"dsp_fp_div\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE2, 7, 42)\n-EXTINSN3OP (\"dsp_fp_cmp\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE1, 7, 43)\ndiff --git a/opcodes/arc-flag-classes.def b/opcodes/arc-flag-classes.def\nnew file mode 100644\nindex 00000000000..bb33d033b58\n--- /dev/null\n+++ b/opcodes/arc-flag-classes.def\n@@ -0,0 +1,125 @@\n+/* ARC flag class defintions.\n+ Copyright (C) 2023 Free Software Foundation, Inc.\n+\n+ Contributed by Claudiu Zissulescu (claziss@synopsys.com)\n+ Refactored by Cupertino Miranda (cmiranda@synopsys.com)\n+\n+ This file is part of libopcodes.\n+\n+ This library is free software; you can redistribute it and/or modify\n+ it under the terms of the GNU General Public License as published by\n+ the Free Software Foundation; either version 3, or (at your option)\n+ any later version.\n+\n+ It is distributed in the hope that it will be useful, but WITHOUT\n+ ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n+ or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public\n+ License for more details.\n+\n+ You should have received a copy of the GNU General Public License\n+ along with this program; if not, write to the Free Software Foundation,\n+ Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */\n+\n+FLAG_CLASS(EMPTY, F_CLASS_NONE, 0, 0, F_NULL)\n+FLAG_CLASS(CC_EQ, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0 , F_EQUAL)\n+FLAG_CLASS(CC_GE, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0 , F_GE)\n+FLAG_CLASS(CC_GT, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_GT)\n+FLAG_CLASS(CC_HI, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_HI)\n+FLAG_CLASS(CC_HS, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_NOTCARRY)\n+FLAG_CLASS(CC_LE, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_LE)\n+FLAG_CLASS(CC_LO, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_CARRY)\n+FLAG_CLASS(CC_LS, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_LS)\n+FLAG_CLASS(CC_LT, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_LT)\n+FLAG_CLASS(CC_NE, F_CLASS_IMPLICIT | F_CLASS_COND, 0, 0, F_NOTEQUAL)\n+\n+FLAG_CLASS(AA_AB, F_CLASS_IMPLICIT | F_CLASS_WB, 0, 0, F_AB3)\n+FLAG_CLASS(AA_AW, F_CLASS_IMPLICIT | F_CLASS_WB, 0, 0, F_AW3)\n+\n+FLAG_CLASS(ZZ_D, F_CLASS_IMPLICIT | F_CLASS_ZZ, 0, 0, F_SIZED)\n+FLAG_CLASS(ZZ_L, F_CLASS_IMPLICIT | F_CLASS_ZZ, 0, 0, F_SIZEL)\n+FLAG_CLASS(ZZ_W, F_CLASS_IMPLICIT | F_CLASS_ZZ, 0, 0, F_SIZEW)\n+FLAG_CLASS(ZZ_H, F_CLASS_IMPLICIT | F_CLASS_ZZ, 0, 0, F_H1)\n+FLAG_CLASS(ZZ_B, F_CLASS_IMPLICIT | F_CLASS_ZZ, 0, 0, F_SIZEB1)\n+\n+FLAG_CLASS(CC, F_CLASS_OPTIONAL | F_CLASS_EXTEND | F_CLASS_COND, 0, 0, F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE, F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR, F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW, F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NJ, F_NM, F_NO_T)\n+\n+FLAG_CLASS(AA_ADDR3, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A3, F_AW3, F_AB3, F_AS3)\n+FLAG_CLASS(AA27, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A3, F_AW3, F_AB3, F_AS3)\n+FLAG_CLASS(AS27, F_CLASS_OPTIONAL, 0, 0, F_AS3)\n+FLAG_CLASS(AA_ADDR9, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A9, F_AW9, F_AB9, F_AS9)\n+FLAG_CLASS(AA21, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A9, F_AW9, F_AB9, F_AS9)\n+FLAG_CLASS(AAB21, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A9, F_AW9, F_AB9)\n+FLAG_CLASS(AA_ADDR22, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A22, F_AW22, F_AB22, F_AS22)\n+FLAG_CLASS(AA8, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A22, F_AW22, F_AB22, F_AS22)\n+FLAG_CLASS(AAB8, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_A22, F_AW22, F_AB22)\n+\n+FLAG_CLASS(F, F_CLASS_OPTIONAL, 0, 0, F_FLAG)\n+FLAG_CLASS(FHARD, F_CLASS_OPTIONAL, 0, 0, F_FFAKE)\n+\n+FLAG_CLASS(RL, F_CLASS_OPTIONAL, 0, 0, F_RL)\n+FLAG_CLASS(AQ, F_CLASS_OPTIONAL, 0, 0, F_AQ)\n+\n+FLAG_CLASS(ATOP, F_CLASS_REQUIRED, 0, 0, F_ATO_ADD, F_ATO_OR, F_ATO_AND, F_ATO_XOR, F_ATO_MINU, F_ATO_MAXU, F_ATO_MIN, F_ATO_MAX)\n+\n+FLAG_CLASS(T, F_CLASS_OPTIONAL, 0, 0, F_NT, F_T)\n+FLAG_CLASS(D, F_CLASS_OPTIONAL, 0, 0, F_ND, F_D)\n+FLAG_CLASS(DNZ_D, F_CLASS_OPTIONAL, 0, 0, F_DNZ_ND, F_DNZ_D)\n+\n+FLAG_CLASS(DHARD, F_CLASS_OPTIONAL, 0, 0, F_DFAKE)\n+\n+FLAG_CLASS(DI20, F_CLASS_OPTIONAL, 0, 0, F_DI11)\n+FLAG_CLASS(DI14, F_CLASS_OPTIONAL, 0, 0, F_DI14)\n+FLAG_CLASS(DI16, F_CLASS_OPTIONAL, 0, 0, F_DI15)\n+FLAG_CLASS(DI26, F_CLASS_OPTIONAL, 0, 0, F_DI5)\n+\n+FLAG_CLASS(X25, F_CLASS_OPTIONAL, 0, 0, F_SIGN6)\n+FLAG_CLASS(X15, F_CLASS_OPTIONAL, 0, 0, F_SIGN16)\n+FLAG_CLASS(XHARD, F_CLASS_OPTIONAL, 0, 0, F_SIGNX)\n+FLAG_CLASS(X, F_CLASS_OPTIONAL, 0, 0, F_SIGNX)\n+\n+FLAG_CLASS(ZZ13, F_CLASS_OPTIONAL, 0, 0, F_SIZEB17, F_SIZEW17, F_H17)\n+FLAG_CLASS(ZZ23, F_CLASS_OPTIONAL, 0, 0, F_SIZEB7, F_SIZEW7, F_H7)\n+FLAG_CLASS(ZZ29, F_CLASS_OPTIONAL, 0, 0, F_SIZEB1, F_SIZEW1, F_H1)\n+FLAG_CLASS(ZZW6, F_CLASS_OPTIONAL, 0, 0, F_SIZEB1)\n+FLAG_CLASS(ZZH1, F_CLASS_OPTIONAL, 0, 0, F_SIZEW1, F_H1)\n+\n+FLAG_CLASS(AS, F_CLASS_OPTIONAL, 0, 0, F_ASFAKE)\n+FLAG_CLASS(AAHARD13, F_CLASS_OPTIONAL, 0, 0, F_ASFAKE)\n+FLAG_CLASS(NE, F_CLASS_REQUIRED, 0, 0, F_NE)\n+\n+/* ARC NPS400 Support: See comment near head of file. */\n+FLAG_CLASS(NPS_CL, F_CLASS_REQUIRED, 0, 0, F_NPS_CL)\n+FLAG_CLASS(NPS_NA, F_CLASS_OPTIONAL, 0, 0, F_NPS_NA)\n+FLAG_CLASS(NPS_SR, F_CLASS_OPTIONAL, 0, 0, F_NPS_SR)\n+FLAG_CLASS(NPS_M, F_CLASS_OPTIONAL, 0, 0, F_NPS_M)\n+FLAG_CLASS(NPS_F, F_CLASS_OPTIONAL, 0, 0, F_NPS_FLAG)\n+FLAG_CLASS(NPS_R, F_CLASS_OPTIONAL, 0, 0, F_NPS_R)\n+FLAG_CLASS(NPS_SCHD_RW, F_CLASS_REQUIRED, 0, 0, F_NPS_RW, F_NPS_RD)\n+FLAG_CLASS(NPS_SCHD_TRIG, F_CLASS_REQUIRED, 0, 0, F_NPS_WFT)\n+FLAG_CLASS(NPS_SCHD_IE, F_CLASS_OPTIONAL, 0, 0, F_NPS_IE1, F_NPS_IE2, F_NPS_IE12)\n+FLAG_CLASS(NPS_SYNC, F_CLASS_REQUIRED, 0, 0, F_NPS_SYNC_RD, F_NPS_SYNC_WR)\n+FLAG_CLASS(NPS_HWS_OFF, F_CLASS_REQUIRED, 0, 0, F_NPS_HWS_OFF)\n+FLAG_CLASS(NPS_HWS_RESTORE, F_CLASS_REQUIRED, 0, 0, F_NPS_HWS_RESTORE)\n+FLAG_CLASS(NPS_SX, F_CLASS_OPTIONAL, 0, 0, F_NPS_SX)\n+FLAG_CLASS(NPS_AR_AL, F_CLASS_REQUIRED, 0, 0, F_NPS_AR, F_NPS_AL)\n+FLAG_CLASS(NPS_S, F_CLASS_REQUIRED, 0, 0, F_NPS_S)\n+FLAG_CLASS(NPS_ZNCV, F_CLASS_REQUIRED, 0, 0, F_NPS_ZNCV_RD, F_NPS_ZNCV_WR)\n+FLAG_CLASS(NPS_P0, F_CLASS_REQUIRED, 0, 0, F_NPS_P0)\n+FLAG_CLASS(NPS_P1, F_CLASS_REQUIRED, 0, 0, F_NPS_P1)\n+FLAG_CLASS(NPS_P2, F_CLASS_REQUIRED, 0, 0, F_NPS_P2)\n+FLAG_CLASS(NPS_P3, F_CLASS_REQUIRED, 0, 0, F_NPS_P3)\n+FLAG_CLASS(NPS_LDBIT_DI, F_CLASS_REQUIRED, 0, 0, F_NPS_LDBIT_DI)\n+FLAG_CLASS(NPS_LDBIT_CL1, F_CLASS_OPTIONAL, 0, 0, F_NPS_LDBIT_CL1)\n+FLAG_CLASS(NPS_LDBIT_CL2, F_CLASS_OPTIONAL, 0, 0, F_NPS_LDBIT_CL2)\n+FLAG_CLASS(NPS_LDBIT_X_1, F_CLASS_OPTIONAL, 0, 0, F_NPS_LDBIT_X2_1, F_NPS_LDBIT_X4_1)\n+FLAG_CLASS(NPS_LDBIT_X_2, F_CLASS_OPTIONAL, 0, 0, F_NPS_LDBIT_X2_2, F_NPS_LDBIT_X4_2)\n+FLAG_CLASS(NPS_CORE, F_CLASS_REQUIRED, 0, 0, F_NPS_CORE)\n+FLAG_CLASS(NPS_CLSR, F_CLASS_REQUIRED, 0, 0, F_NPS_CLSR)\n+FLAG_CLASS(NPS_ALL, F_CLASS_REQUIRED, 0, 0, F_NPS_ALL)\n+FLAG_CLASS(NPS_GIC, F_CLASS_REQUIRED, 0, 0, F_NPS_GIC)\n+FLAG_CLASS(NPS_RSPI_GIC, F_CLASS_REQUIRED, 0, 0, F_NPS_RSPI_GIC)\n+FLAG_CLASS(FPCC, F_CLASS_OPTIONAL | F_CLASS_EXTEND | F_CLASS_COND, insert_fs2, extract_fs2, F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE, F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR, F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW, F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NJ, F_NM, F_NO_T)\n+FLAG_CLASS(AA_128, F_CLASS_OPTIONAL | F_CLASS_WB, 0, 0, F_AA128, F_AA128W, F_AA128B, F_AA128S)\n+FLAG_CLASS(AS_128, F_CLASS_OPTIONAL, 0, 0, F_AA128S)\n+FLAG_CLASS(AA_128S, F_CLASS_OPTIONAL | F_CLASS_WB, insert_qq, extract_qq, F_AA128, F_AA128W, F_AA128B, F_AA128S)\n+FLAG_CLASS(AS_128S, F_CLASS_OPTIONAL, insert_qq, extract_qq, F_AA128S)\ndiff --git a/opcodes/arc-flag.def b/opcodes/arc-flag.def\nnew file mode 100644\nindex 00000000000..1312c464a3c\n--- /dev/null\n+++ b/opcodes/arc-flag.def\n@@ -0,0 +1,179 @@\n+/* ARC flag defintions.\n+ Copyright (C) 2023 Free Software Foundation, Inc.\n+\n+ Contributed by Claudiu Zissulescu (claziss@synopsys.com)\n+ Refactored by Cupertino Miranda (cmiranda@synopsys.com)\n+\n+ This file is part of libopcodes.\n+\n+ This library is free software; you can redistribute it and/or modify\n+ it under the terms of the GNU General Public License as published by\n+ the Free Software Foundation; either version 3, or (at your option)\n+ any later version.\n+\n+ It is distributed in the hope that it will be useful, but WITHOUT\n+ ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n+ or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public\n+ License for more details.\n+\n+ You should have received a copy of the GNU General Public License\n+ along with this program; if not, write to the Free Software Foundation,\n+ Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */\n+\n+FLAG(ALWAYS, \"al\", 0, 0, 0, 0)\n+FLAG(RA, \"ra\", 0, 0, 0, 0)\n+FLAG(EQUAL, \"eq\", 1, 5, 0, 1)\n+FLAG(ZERO, \"z\", 1, 5, 0, 0)\n+FLAG(NOTEQUAL, \"ne\", 2, 5, 0, 1)\n+FLAG(NOTZERO, \"nz\", 2, 5, 0, 0)\n+FLAG(POZITIVE, \"p\", 3, 5, 0, 1)\n+FLAG(PL, \"pl\", 3, 5, 0, 0)\n+FLAG(NEGATIVE, \"n\", 4, 5, 0, 1)\n+FLAG(MINUS, \"mi\", 4, 5, 0, 0)\n+FLAG(CARRY, \"c\", 5, 5, 0, 1)\n+FLAG(CARRYSET, \"cs\", 5, 5, 0, 0)\n+FLAG(LOWER, \"lo\", 5, 5, 0, 0)\n+FLAG(CARRYCLR, \"cc\", 6, 5, 0, 0)\n+FLAG(NOTCARRY, \"nc\", 6, 5, 0, 1)\n+FLAG(HIGHER, \"hs\", 6, 5, 0, 0)\n+FLAG(OVERFLOWSET, \"vs\", 7, 5, 0, 0)\n+FLAG(OVERFLOW, \"v\", 7, 5, 0, 1)\n+FLAG(NOTOVERFLOW, \"nv\", 8, 5, 0, 1)\n+FLAG(OVERFLOWCLR, \"vc\", 8, 5, 0, 0)\n+FLAG(GT, \"gt\", 9, 5, 0, 1)\n+FLAG(GE, \"ge\", 10, 5, 0, 1)\n+FLAG(LT, \"lt\", 11, 5, 0, 1)\n+FLAG(LE, \"le\", 12, 5, 0, 1)\n+FLAG(HI, \"hi\", 13, 5, 0, 1)\n+FLAG(LS, \"ls\", 14, 5, 0, 1)\n+FLAG(PNZ, \"pnz\", 15, 5, 0, 1)\n+FLAG(NJ, \"nj\", 21, 5, 0, 1)\n+FLAG(NM, \"nm\", 23, 5, 0, 1)\n+FLAG(NO_T, \"nt\", 24, 5, 0, 1)\n+\n+ /* FLAG. */\n+FLAG(FLAG, \"f\", 1, 1, 15, 1)\n+FLAG(FFAKE, \"f\", 0, 0, 0, 1)\n+FLAG(AQ, \"aq\", 1, 1, 15, 1)\n+FLAG(RL, \"rl\", 1, 1, 15, 1)\n+\n+ /* Atomic operations. */\n+FLAG(ATO_ADD, \"add\", 0, 3, 0, 1)\n+FLAG(ATO_OR, \"or\", 1, 3, 0, 1)\n+FLAG(ATO_AND, \"and\", 2, 3, 0, 1)\n+FLAG(ATO_XOR, \"xor\", 3, 3, 0, 1)\n+FLAG(ATO_MINU, \"minu\", 4, 3, 0, 1)\n+FLAG(ATO_MAXU, \"maxu\", 5, 3, 0, 1)\n+FLAG(ATO_MIN, \"min\", 6, 3, 0, 1)\n+FLAG(ATO_MAX, \"max\", 7, 3, 0, 1)\n+\n+ /* Delay slot. */\n+FLAG(ND, \"nd\", 0, 1, 5, 0)\n+FLAG(D, \"d\", 1, 1, 5, 1)\n+FLAG(DFAKE, \"d\", 0, 0, 0, 1)\n+FLAG(DNZ_ND, \"nd\", 0, 1, 16, 0)\n+FLAG(DNZ_D, \"d\", 1, 1, 16, 1)\n+\n+ /* Data size. */\n+FLAG(SIZEB1, \"b\", 1, 2, 1, 1)\n+FLAG(SIZEB7, \"b\", 1, 2, 7, 1)\n+FLAG(SIZEB17, \"b\", 1, 2, 17, 1)\n+FLAG(SIZEW1, \"w\", 2, 2, 1, 0)\n+FLAG(SIZEW7, \"w\", 2, 2, 7, 0)\n+FLAG(SIZEW17, \"w\", 2, 2, 17, 0)\n+\n+ /* Sign extension. */\n+FLAG(SIGN6, \"x\", 1, 1, 6, 1)\n+FLAG(SIGN16, \"x\", 1, 1, 16, 1)\n+FLAG(SIGNX, \"x\", 0, 0, 0, 1)\n+\n+ /* Address write-back modes. */\n+FLAG(A3, \"a\", 1, 2, 3, 0)\n+FLAG(A9, \"a\", 1, 2, 9, 0)\n+FLAG(A22, \"a\", 1, 2, 22, 0)\n+FLAG(AW3, \"aw\", 1, 2, 3, 1)\n+FLAG(AW9, \"aw\", 1, 2, 9, 1)\n+FLAG(AW22, \"aw\", 1, 2, 22, 1)\n+FLAG(AB3, \"ab\", 2, 2, 3, 1)\n+FLAG(AB9, \"ab\", 2, 2, 9, 1)\n+FLAG(AB22, \"ab\", 2, 2, 22, 1)\n+FLAG(AS3, \"as\", 3, 2, 3, 1)\n+FLAG(AS9, \"as\", 3, 2, 9, 1)\n+FLAG(AS22, \"as\", 3, 2, 22, 1)\n+FLAG(ASFAKE, \"as\", 0, 0, 0, 1)\n+\n+/* address writebacks for 128-bit loads.\n+ ,---.---.----------.\n+ | X | D | mnemonic |\n+ |---+---+----------|\n+ | 0 | 0 | none |\n+ | 0 | 1 | as |\n+ | 1 | 0 | a/aw |\n+ | 1 | 1 | ab |\n+ `---^---^----------' */\n+FLAG(AA128, \"a\", 2, 2, 15, 0)\n+FLAG(AA128W, \"aw\", 2, 2, 15, 1)\n+FLAG(AA128B, \"ab\", 3, 2, 15, 1)\n+FLAG(AA128S, \"as\", 1, 2, 15, 1)\n+\n+ /* Cache bypass. */\n+FLAG(DI5, \"di\", 1, 1, 5, 1)\n+FLAG(DI11, \"di\", 1, 1, 11, 1)\n+FLAG(DI14, \"di\", 1, 1, 14, 1)\n+FLAG(DI15, \"di\", 1, 1, 15, 1)\n+\n+ /* ARCv2 specific. */\n+FLAG(NT, \"nt\", 0, 1, 3, 1)\n+FLAG(T, \"t\", 1, 1, 3, 1)\n+FLAG(H1, \"h\", 2, 2, 1, 1)\n+FLAG(H7, \"h\", 2, 2, 7, 1)\n+FLAG(H17, \"h\", 2, 2, 17, 1)\n+/* Fake */\n+FLAG(SIZED, \"dd\", 8, 0, 0, 0)\n+/* Fake */\n+FLAG(SIZEL, \"dl\", 8, 0, 0, 0)\n+/* Fake */\n+FLAG(SIZEW, \"xx\", 4, 0, 0, 0)\n+\n+ /* Fake Flags. */\n+FLAG(NE, \"ne\", 0, 0, 0, 1)\n+\n+/* ARC NPS400 Support: See comment near head of arcxx-opc.inc file. */\n+FLAG(NPS_CL, \"cl\", 0, 0, 0, 1)\n+FLAG(NPS_NA, \"na\", 1, 1, 9, 1)\n+FLAG(NPS_SR, \"s\", 1, 1, 13, 1)\n+FLAG(NPS_M, \"m\", 1, 1, 7, 1)\n+FLAG(NPS_FLAG, \"f\", 1, 1, 20, 1)\n+FLAG(NPS_R, \"r\", 1, 1, 15, 1)\n+FLAG(NPS_RW, \"rw\", 0, 1, 7, 1)\n+FLAG(NPS_RD, \"rd\", 1, 1, 7, 1)\n+FLAG(NPS_WFT, \"wft\", 0, 0, 0, 1)\n+FLAG(NPS_IE1, \"ie1\", 1, 2, 8, 1)\n+FLAG(NPS_IE2, \"ie2\", 2, 2, 8, 1)\n+FLAG(NPS_IE12, \"ie12\", 3, 2, 8, 1)\n+FLAG(NPS_SYNC_RD, \"rd\", 0, 1, 6, 1)\n+FLAG(NPS_SYNC_WR, \"wr\", 1, 1, 6, 1)\n+FLAG(NPS_HWS_OFF, \"off\", 0, 0, 0, 1)\n+FLAG(NPS_HWS_RESTORE, \"restore\", 0, 0, 0, 1)\n+FLAG(NPS_SX, \"sx\", 1, 1, 14, 1)\n+FLAG(NPS_AR, \"ar\", 0, 1, 0, 1)\n+FLAG(NPS_AL, \"al\", 1, 1, 0, 1)\n+FLAG(NPS_S, \"s\", 0, 0, 0, 1)\n+FLAG(NPS_ZNCV_RD, \"rd\", 0, 1, 15, 1)\n+FLAG(NPS_ZNCV_WR, \"wr\", 1, 1, 15, 1)\n+FLAG(NPS_P0, \"p0\", 0, 0, 0, 1)\n+FLAG(NPS_P1, \"p1\", 0, 0, 0, 1)\n+FLAG(NPS_P2, \"p2\", 0, 0, 0, 1)\n+FLAG(NPS_P3, \"p3\", 0, 0, 0, 1)\n+FLAG(NPS_LDBIT_DI, \"di\", 0, 0, 0, 1)\n+FLAG(NPS_LDBIT_CL1, \"cl\", 1, 1, 6, 1)\n+FLAG(NPS_LDBIT_CL2, \"cl\", 1, 1, 16, 1)\n+FLAG(NPS_LDBIT_X2_1, \"x2\", 1, 2, 9, 1)\n+FLAG(NPS_LDBIT_X2_2, \"x2\", 1, 2, 22, 1)\n+FLAG(NPS_LDBIT_X4_1, \"x4\", 2, 2, 9, 1)\n+FLAG(NPS_LDBIT_X4_2, \"x4\", 2, 2, 22, 1)\n+FLAG(NPS_CORE, \"core\", 1, 3, 6, 1)\n+FLAG(NPS_CLSR, \"clsr\", 2, 3, 6, 1)\n+FLAG(NPS_ALL, \"all\", 3, 3, 6, 1)\n+FLAG(NPS_GIC, \"gic\", 4, 3, 6, 1)\n+FLAG(NPS_RSPI_GIC, \"gic\", 5, 3, 6, 1)\ndiff --git a/opcodes/arc-fxi.h b/opcodes/arc-fxi.h\nindex e2d4de6a579..d87e7755f20 100644\n--- a/opcodes/arc-fxi.h\n+++ b/opcodes/arc-fxi.h\n@@ -1318,3 +1318,63 @@ extract_uimm6_axx_ (unsigned long long insn ATTRIBUTE_UNUSED,\n return value;\n }\n #endif /* EXTRACT_UIMM6_AXX_ */\n+\n+/* mask = 0000022000011111. */\n+#ifndef INSERT_UIMM9_A32_11_S\n+#define INSERT_UIMM9_A32_11_S\n+ATTRIBUTE_UNUSED static unsigned long long\n+insert_uimm9_a32_11_s (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t\t long long int value ATTRIBUTE_UNUSED,\n+\t\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ if (value & 0x03)\n+ *errmsg = \"Target address is not 32bit aligned.\";\n+\n+ insn |= ((value >> 2) & 0x001f) << 0;\n+ insn |= ((value >> 7) & 0x0003) << 9;\n+ return insn;\n+}\n+#endif /* INSERT_UIMM9_A32_11_S. */\n+\n+#ifndef EXTRACT_UIMM9_A32_11_S\n+#define EXTRACT_UIMM9_A32_11_S\n+ATTRIBUTE_UNUSED static long long int\n+extract_uimm9_a32_11_s (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ unsigned value = 0;\n+ value |= ((insn >> 0) & 0x001f) << 2;\n+ value |= ((insn >> 9) & 0x0003) << 7;\n+\n+ return value;\n+}\n+#endif /* EXTRACT_UIMM9_A32_11_S. */\n+\n+/* mask = 0000022222220111. */\n+#ifndef INSERT_UIMM10_13_S\n+#define INSERT_UIMM10_13_S\n+ATTRIBUTE_UNUSED static unsigned long long\n+insert_uimm10_13_s (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t\t long long int value ATTRIBUTE_UNUSED,\n+\t\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ insn |= ((value >> 0) & 0x0007) << 0;\n+ insn |= ((value >> 3) & 0x007f) << 4;\n+\n+ return insn;\n+}\n+#endif /* INSERT_UIMM10_13_S. */\n+\n+#ifndef EXTRACT_UIMM10_13_S\n+#define EXTRACT_UIMM10_13_S\n+ATTRIBUTE_UNUSED static long long int\n+extract_uimm10_13_s (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ unsigned value = 0;\n+ value |= ((insn >> 0) & 0x0007) << 0;\n+ value |= ((insn >> 4) & 0x007f) << 3;\n+\n+ return value;\n+}\n+#endif /* EXTRACT_UIMM10_13_S. */\ndiff --git a/opcodes/arc-opc.c b/opcodes/arc-opc.c\nindex 4257e79fe4b..8e7c910a18c 100644\n--- a/opcodes/arc-opc.c\n+++ b/opcodes/arc-opc.c\n@@ -19,2595 +19,103 @@\n along with this program; if not, write to the Free Software Foundation,\n Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */\n \n-#include \"sysdep.h\"\n-#include \n-#include \"bfd.h\"\n-#include \"opcode/arc.h\"\n-#include \"opintl.h\"\n-#include \"libiberty.h\"\n-\n-/* ARC NPS400 Support: The ARC NPS400 core is an ARC700 with some custom\n- instructions. All NPS400 features are built into all ARC target builds as\n- this reduces the chances that regressions might creep in. */\n-\n-/* Insert RA register into a 32-bit opcode, with checks. */\n-\n-static unsigned long long\n-insert_ra_chk (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value == 60)\n- *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n-\n- return insn | (value & 0x3F);\n-}\n-\n-/* Insert RB register into a 32-bit opcode. */\n-\n-static unsigned long long\n-insert_rb (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);\n-}\n-\n-/* Insert RB register with checks. */\n-\n-static unsigned long long\n-insert_rb_chk (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value == 60)\n- *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n-\n- return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);\n-}\n-\n-static long long\n-extract_rb (unsigned long long insn,\n-\t bool *invalid)\n-{\n- int value = (((insn >> 12) & 0x07) << 3) | ((insn >> 24) & 0x07);\n-\n- if (value == 0x3e && invalid)\n- *invalid = true; /* A limm operand, it should be extracted in a\n-\t\t\tdifferent way. */\n-\n- return value;\n-}\n-\n-static unsigned long long\n-insert_rad (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value & 0x01)\n- *errmsg = _(\"cannot use odd number destination register\");\n- if (value == 60)\n- *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n-\n- return insn | (value & 0x3F);\n-}\n-\n-static unsigned long long\n-insert_rcd (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value & 0x01)\n- *errmsg = _(\"cannot use odd number source register\");\n-\n- return insn | ((value & 0x3F) << 6);\n-}\n-\n-static unsigned long long\n-insert_rbd (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value & 0x01)\n- *errmsg = _(\"cannot use odd number source register\");\n- if (value == 60)\n- *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n-\n- return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);\n-}\n-\n-/* Dummy insert ZERO operand function. */\n-\n-static unsigned long long\n-insert_za (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value)\n- *errmsg = _(\"operand is not zero\");\n- return insn;\n-}\n-\n-/* Insert Y-bit in bbit/br instructions. This function is called only\n- when solving fixups. */\n-\n-static unsigned long long\n-insert_Ybit (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- if (value > 0)\n- insn |= 0x08;\n-\n- return insn;\n-}\n-\n-/* Insert Y-bit in bbit/br instructions. This function is called only\n- when solving fixups. */\n-\n-static unsigned long long\n-insert_NYbit (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- if (value < 0)\n- insn |= 0x08;\n-\n- return insn;\n-}\n-\n-/* Insert H register into a 16-bit opcode. */\n-\n-static unsigned long long\n-insert_rhv1 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x07);\n-}\n-\n-static long long\n-extract_rhv1 (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = ((insn & 0x7) << 3) | ((insn >> 5) & 0x7);\n-\n- return value;\n-}\n-\n-/* Insert H register into a 16-bit opcode. */\n-\n-static unsigned long long\n-insert_rhv2 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value == 0x1E)\n- *errmsg = _(\"register R30 is a limm indicator\");\n- else if (value < 0 || value > 31)\n- *errmsg = _(\"register out of range\");\n- return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x03);\n-}\n-\n-static long long\n-extract_rhv2 (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = ((insn >> 5) & 0x07) | ((insn & 0x03) << 3);\n-\n- return value;\n-}\n-\n-static unsigned long long\n-insert_r0 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 0)\n- *errmsg = _(\"register must be R0\");\n- return insn;\n-}\n-\n-static long long\n-extract_r0 (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 0;\n-}\n-\n-\n-static unsigned long long\n-insert_r1 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 1)\n- *errmsg = _(\"register must be R1\");\n- return insn;\n-}\n-\n-static long long\n-extract_r1 (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool* invalid ATTRIBUTE_UNUSED)\n-{\n- return 1;\n-}\n-\n-static unsigned long long\n-insert_r2 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 2)\n- *errmsg = _(\"register must be R2\");\n- return insn;\n-}\n-\n-static long long\n-extract_r2 (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 2;\n-}\n-\n-static unsigned long long\n-insert_r3 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 3)\n- *errmsg = _(\"register must be R3\");\n- return insn;\n-}\n-\n-static long long\n-extract_r3 (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 3;\n-}\n-\n-static unsigned long long\n-insert_sp (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 28)\n- *errmsg = _(\"register must be SP\");\n- return insn;\n-}\n-\n-static long long\n-extract_sp (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 28;\n-}\n-\n-static unsigned long long\n-insert_gp (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 26)\n- *errmsg = _(\"register must be GP\");\n- return insn;\n-}\n-\n-static long long\n-extract_gp (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 26;\n-}\n-\n-static unsigned long long\n-insert_pcl (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 63)\n- *errmsg = _(\"register must be PCL\");\n- return insn;\n-}\n-\n-static long long\n-extract_pcl (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 63;\n-}\n-\n-static unsigned long long\n-insert_blink (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 31)\n- *errmsg = _(\"register must be BLINK\");\n- return insn;\n-}\n-\n-static long long\n-extract_blink (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 31;\n-}\n-\n-static unsigned long long\n-insert_ilink1 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 29)\n- *errmsg = _(\"register must be ILINK1\");\n- return insn;\n-}\n-\n-static long long\n-extract_ilink1 (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t\tbool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 29;\n-}\n-\n-static unsigned long long\n-insert_ilink2 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 30)\n- *errmsg = _(\"register must be ILINK2\");\n- return insn;\n-}\n-\n-static long long\n-extract_ilink2 (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t\tbool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 30;\n-}\n-\n-static unsigned long long\n-insert_ras (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- switch (value)\n- {\n- case 0:\n- case 1:\n- case 2:\n- case 3:\n- insn |= value;\n- break;\n- case 12:\n- case 13:\n- case 14:\n- case 15:\n- insn |= (value - 8);\n- break;\n- default:\n- *errmsg = _(\"register must be either r0-r3 or r12-r15\");\n- break;\n- }\n- return insn;\n-}\n-\n-static long long\n-extract_ras (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = insn & 0x07;\n-\n- if (value > 3)\n- return (value + 8);\n- else\n- return value;\n-}\n-\n-static unsigned long long\n-insert_rbs (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- switch (value)\n- {\n- case 0:\n- case 1:\n- case 2:\n- case 3:\n- insn |= value << 8;\n- break;\n- case 12:\n- case 13:\n- case 14:\n- case 15:\n- insn |= ((value - 8)) << 8;\n- break;\n- default:\n- *errmsg = _(\"register must be either r0-r3 or r12-r15\");\n- break;\n- }\n- return insn;\n-}\n-\n-static long long\n-extract_rbs (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = (insn >> 8) & 0x07;\n-\n- if (value > 3)\n- return (value + 8);\n- else\n- return value;\n-}\n-\n-static unsigned long long\n-insert_rcs (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- switch (value)\n- {\n- case 0:\n- case 1:\n- case 2:\n- case 3:\n- insn |= value << 5;\n- break;\n- case 12:\n- case 13:\n- case 14:\n- case 15:\n- insn |= ((value - 8)) << 5;\n- break;\n- default:\n- *errmsg = _(\"register must be either r0-r3 or r12-r15\");\n- break;\n- }\n- return insn;\n-}\n-\n-static long long\n-extract_rcs (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = (insn >> 5) & 0x07;\n-\n- if (value > 3)\n- return (value + 8);\n- else\n- return value;\n-}\n-\n-static unsigned long long\n-insert_simm3s (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- int tmp = 0;\n- switch (value)\n- {\n- case -1:\n- tmp = 0x07;\n- break;\n- case 0:\n- tmp = 0x00;\n- break;\n- case 1:\n- tmp = 0x01;\n- break;\n- case 2:\n- tmp = 0x02;\n- break;\n- case 3:\n- tmp = 0x03;\n- break;\n- case 4:\n- tmp = 0x04;\n- break;\n- case 5:\n- tmp = 0x05;\n- break;\n- case 6:\n- tmp = 0x06;\n- break;\n- default:\n- *errmsg = _(\"accepted values are from -1 to 6\");\n- break;\n- }\n-\n- insn |= tmp << 8;\n- return insn;\n-}\n-\n-static long long\n-extract_simm3s (unsigned long long insn,\n-\t\tbool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = (insn >> 8) & 0x07;\n-\n- if (value == 7)\n- return -1;\n- else\n- return value;\n-}\n-\n-static unsigned long long\n-insert_rrange (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- int reg1 = (value >> 16) & 0xFFFF;\n- int reg2 = value & 0xFFFF;\n-\n- if (reg1 != 13)\n- *errmsg = _(\"first register of the range should be r13\");\n- else if (reg2 < 13 || reg2 > 26)\n- *errmsg = _(\"last register of the range doesn't fit\");\n- else\n- insn |= ((reg2 - 12) & 0x0F) << 1;\n- return insn;\n-}\n-\n-static long long\n-extract_rrange (unsigned long long insn,\n-\t\tbool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (insn >> 1) & 0x0F;\n-}\n-\n-static unsigned long long\n-insert_r13el (unsigned long long insn,\n-\t long long int value,\n-\t const char **errmsg)\n-{\n- if (value != 13)\n- {\n- *errmsg = _(\"invalid register number, should be fp\");\n- return insn;\n- }\n-\n- insn |= 0x02;\n- return insn;\n-}\n-\n-static unsigned long long\n-insert_fpel (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 27)\n- {\n- *errmsg = _(\"invalid register number, should be fp\");\n- return insn;\n- }\n-\n- insn |= 0x0100;\n- return insn;\n-}\n-\n-static long long\n-extract_fpel (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (insn & 0x0100) ? 27 : -1;\n-}\n-\n-static unsigned long long\n-insert_blinkel (unsigned long long insn,\n-\t\tlong long value,\n-\t\tconst char ** errmsg)\n-{\n- if (value != 31)\n- {\n- *errmsg = _(\"invalid register number, should be blink\");\n- return insn;\n- }\n-\n- insn |= 0x0200;\n- return insn;\n-}\n-\n-static long long\n-extract_blinkel (unsigned long long insn,\n-\t\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (insn & 0x0200) ? 31 : -1;\n-}\n-\n-static unsigned long long\n-insert_pclel (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg)\n-{\n- if (value != 63)\n- {\n- *errmsg = _(\"invalid register number, should be pcl\");\n- return insn;\n- }\n-\n- insn |= 0x0400;\n- return insn;\n-}\n-\n-static long long\n-extract_pclel (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (insn & 0x0400) ? 63 : -1;\n-}\n-\n-#define INSERT_W6\n-\n-/* mask = 00000000000000000000111111000000\n- insn = 00011bbb000000000BBBwwwwwwDaaZZ1. */\n-\n-static unsigned long long\n-insert_w6 (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- insn |= ((value >> 0) & 0x003f) << 6;\n-\n- return insn;\n-}\n-\n-#define EXTRACT_W6\n-\n-/* mask = 00000000000000000000111111000000. */\n-\n-static long long\n-extract_w6 (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = 0;\n-\n- value |= ((insn >> 6) & 0x003f) << 0;\n-\n- /* Extend the sign. */\n- int signbit = 1 << 5;\n- value = (value ^ signbit) - signbit;\n-\n- return value;\n-}\n-\n-#define INSERT_G_S\n-\n-/* mask = 0000011100022000\n- insn = 01000ggghhhGG0HH. */\n-\n-static unsigned long long\n-insert_g_s (unsigned long long insn,\n-\t long long value,\n-\t const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- insn |= ((value >> 0) & 0x0007) << 8;\n- insn |= ((value >> 3) & 0x0003) << 3;\n-\n- return insn;\n-}\n-\n-#define EXTRACT_G_S\n-\n-/* mask = 0000011100022000. */\n-\n-static long long\n-extract_g_s (unsigned long long insn,\n-\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = 0;\n- int signbit = 1 << (6 - 1);\n-\n- value |= ((insn >> 8) & 0x0007) << 0;\n- value |= ((insn >> 3) & 0x0003) << 3;\n-\n- /* Extend the sign. */\n- value = (value ^ signbit) - signbit;\n-\n- return value;\n-}\n-\n-/* ARC NPS400 Support: See comment near head of file. */\n-#define MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(NAME,OFFSET) \\\n-static unsigned long long\t\t\t\t\t \\\n-insert_nps_3bit_reg_at_##OFFSET##_##NAME\t\t \\\n- (unsigned long long insn, \\\n- long long value,\t \\\n- const char ** errmsg)\t \\\n-{\t\t\t\t\t\t\t\t \\\n- switch (value)\t\t\t\t\t\t \\\n- {\t\t\t\t\t\t\t\t \\\n- case 0: \\\n- case 1: \\\n- case 2: \\\n- case 3: \\\n- insn |= value << (OFFSET); \\\n- break; \\\n- case 12: \\\n- case 13: \\\n- case 14: \\\n- case 15: \\\n- insn |= (value - 8) << (OFFSET); \\\n- break; \\\n- default: \\\n- *errmsg = _(\"register must be either r0-r3 or r12-r15\"); \\\n- break; \\\n- } \\\n- return insn; \\\n-} \\\n- \\\n-static long long\t\t\t\t\t\t \\\n-extract_nps_3bit_reg_at_##OFFSET##_##NAME\t\t\t \\\n- (unsigned long long insn,\t\t\t\t\t \\\n- bool *invalid ATTRIBUTE_UNUSED)\t\t\t\t \\\n-{ \\\n- int value = (insn >> (OFFSET)) & 0x07;\t\t\t \\\n- if (value > 3) \\\n- value += 8; \\\n- return value; \\\n-} \\\n-\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,8)\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,24)\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,40)\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,56)\n-\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,5)\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,21)\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,37)\n-MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,53)\n-\n-static unsigned long long\n-insert_nps_bitop_size_2b (unsigned long long insn,\n- long long value,\n- const char ** errmsg)\n-{\n- switch (value)\n- {\n- case 1:\n- value = 0;\n- break;\n- case 2:\n- value = 1;\n- break;\n- case 4:\n- value = 2;\n- break;\n- case 8:\n- value = 3;\n- break;\n- default:\n- value = 0;\n- *errmsg = _(\"invalid size, should be 1, 2, 4, or 8\");\n- break;\n- }\n-\n- insn |= value << 10;\n- return insn;\n-}\n-\n-static long long\n-extract_nps_bitop_size_2b (unsigned long long insn,\n- bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return 1 << ((insn >> 10) & 0x3);\n-}\n-\n-static unsigned long long\n-insert_nps_bitop_uimm8 (unsigned long long insn,\n- long long value,\n- const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- insn |= ((value >> 5) & 7) << 12;\n- insn |= (value & 0x1f);\n- return insn;\n-}\n-\n-static long long\n-extract_nps_bitop_uimm8 (unsigned long long insn,\n- bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (((insn >> 12) & 0x7) << 5) | (insn & 0x1f);\n-}\n-\n-static unsigned long long\n-insert_nps_rflt_uimm6 (unsigned long long insn,\n- long long value,\n- const char ** errmsg)\n-{\n- switch (value)\n- {\n- case 1:\n- case 2:\n- case 4:\n- break;\n-\n- default:\n- *errmsg = _(\"invalid immediate, must be 1, 2, or 4\");\n- value = 0;\n- }\n-\n- insn |= (value << 6);\n- return insn;\n-}\n-\n-static long long\n-extract_nps_rflt_uimm6 (unsigned long long insn,\n-\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (insn >> 6) & 0x3f;\n-}\n-\n-static unsigned long long\n-insert_nps_dst_pos_and_size (unsigned long long insn,\n- long long value,\n- const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- insn |= ((value & 0x1f) | (((32 - value - 1) & 0x1f) << 10));\n- return insn;\n-}\n-\n-static long long\n-extract_nps_dst_pos_and_size (unsigned long long insn,\n- bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (insn & 0x1f);\n-}\n-\n-static unsigned long long\n-insert_nps_cmem_uimm16 (unsigned long long insn,\n- long long value,\n- const char ** errmsg)\n-{\n- int top = (value >> 16) & 0xffff;\n-\n- if (top != 0x0 && top != NPS_CMEM_HIGH_VALUE)\n- *errmsg = _(\"invalid value for CMEM ld/st immediate\");\n- insn |= (value & 0xffff);\n- return insn;\n-}\n-\n-static long long\n-extract_nps_cmem_uimm16 (unsigned long long insn,\n- bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return (NPS_CMEM_HIGH_VALUE << 16) | (insn & 0xffff);\n-}\n-\n-static unsigned long long\n-insert_nps_imm_offset (unsigned long long insn,\n-\t\t long long value,\n-\t\t const char ** errmsg)\n-{\n- switch (value)\n- {\n- case 0:\n- case 16:\n- case 32:\n- case 48:\n- case 64:\n- value = value >> 4;\n- break;\n- default:\n- *errmsg = _(\"invalid position, should be 0, 16, 32, 48 or 64.\");\n- value = 0;\n- }\n- insn |= (value << 10);\n- return insn;\n-}\n-\n-static long long\n-extract_nps_imm_offset (unsigned long long insn,\n-\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n-{\n- return ((insn >> 10) & 0x7) * 16;\n-}\n-\n-static unsigned long long\n-insert_nps_imm_entry (unsigned long long insn,\n-\t\t long long value,\n-\t\t const char ** errmsg)\n-{\n- switch (value)\n- {\n- case 16:\n- value = 0;\n- break;\n- case 32:\n- value = 1;\n- break;\n- case 64:\n- value = 2;\n- break;\n- case 128:\n- value = 3;\n- break;\n- default:\n- *errmsg = _(\"invalid position, should be 16, 32, 64 or 128.\");\n- value = 0;\n- }\n- insn |= (value << 2);\n- return insn;\n-}\n-\n-static long long\n-extract_nps_imm_entry (unsigned long long insn,\n-\t\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int imm_entry = ((insn >> 2) & 0x7);\n- return (1 << (imm_entry + 4));\n-}\n-\n-static unsigned long long\n-insert_nps_size_16bit (unsigned long long insn,\n-\t\t long long value,\n-\t\t const char ** errmsg)\n-{\n- if ((value < 1) || (value > 64))\n- {\n- *errmsg = _(\"invalid size value must be on range 1-64.\");\n- value = 0;\n- }\n- value = value & 0x3f;\n- insn |= (value << 6);\n- return insn;\n-}\n-\n-static long long\n-extract_nps_size_16bit (unsigned long long insn,\n-\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n-{\n- return ((insn & 0xfc0) >> 6) ? ((insn & 0xfc0) >> 6) : 64;\n-}\n-\n-\n-#define MAKE_SRC_POS_INSERT_EXTRACT_FUNCS(NAME,SHIFT)\t \\\n-static unsigned long long\t\t\t\t \\\n-insert_nps_##NAME##_pos (unsigned long long insn,\t \\\n-\t\t\t long long value,\t \\\n-\t\t\t const char ** errmsg)\t \\\n-{ \\\n- switch (value) \\\n- { \\\n- case 0: \\\n- case 8: \\\n- case 16: \\\n- case 24: \\\n- value = value / 8; \\\n- break; \\\n- default: \\\n- *errmsg = _(\"invalid position, should be 0, 8, 16, or 24\"); \\\n- value = 0; \\\n- } \\\n- insn |= (value << SHIFT); \\\n- return insn; \\\n-} \\\n- \\\n-static long long \\\n-extract_nps_##NAME##_pos (unsigned long long insn,\t \\\n- bool *invalid ATTRIBUTE_UNUSED) \\\n-{ \\\n- return ((insn >> SHIFT) & 0x3) * 8; \\\n-}\n-\n-MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src2, 12)\n-MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src1, 10)\n-\n-#define MAKE_BIAS_INSERT_EXTRACT_FUNCS(NAME,LOWER,UPPER,BITS,BIAS,SHIFT) \\\n-static unsigned long long \\\n-insert_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n-\t\t long long value,\t\t\t\t\\\n-\t\t const char ** errmsg)\t\t\t\t\\\n- { \\\n- if (value < LOWER || value > UPPER) \\\n- { \\\n- *errmsg = _(\"invalid size, value must be \" \\\n- #LOWER \" to \" #UPPER \".\"); \\\n- return insn; \\\n- } \\\n- value -= BIAS; \\\n- insn |= (value << SHIFT); \\\n- return insn; \\\n- } \\\n- \\\n-static long long \\\n-extract_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n- bool *invalid ATTRIBUTE_UNUSED)\t\t\t\\\n-{ \\\n- return ((insn >> SHIFT) & ((1 << BITS) - 1)) + BIAS; \\\n-}\n-\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (addb_size,2,32,5,1,5)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (andb_size,1,32,5,1,5)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (fxorb_size,8,32,5,8,5)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (wxorb_size,16,32,5,16,5)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop_size,1,32,5,1,10)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (qcmp_size,1,8,3,1,9)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop1_size,1,32,5,1,20)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop2_size,1,32,5,1,25)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_width,1,32,5,1,6)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_len,1,8,3,1,2)\n-MAKE_BIAS_INSERT_EXTRACT_FUNCS (index3,4,7,2,4,0)\n-\n-static long long\n-extract_nps_qcmp_m3 (unsigned long long insn,\n- bool *invalid)\n-{\n- int m3 = (insn >> 5) & 0xf;\n- if (m3 == 0xf)\n- *invalid = true;\n- return m3;\n-}\n-\n-static long long\n-extract_nps_qcmp_m2 (unsigned long long insn,\n- bool *invalid)\n-{\n- bool tmp_invalid = false;\n- int m2 = (insn >> 15) & 0x1;\n- int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);\n-\n- if (m2 == 0 && m3 == 0xf)\n- *invalid = true;\n- return m2;\n-}\n-\n-static long long\n-extract_nps_qcmp_m1 (unsigned long long insn,\n- bool *invalid)\n-{\n- bool tmp_invalid = false;\n- int m1 = (insn >> 14) & 0x1;\n- int m2 = extract_nps_qcmp_m2 (insn, &tmp_invalid);\n- int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);\n-\n- if (m1 == 0 && m2 == 0 && m3 == 0xf)\n- *invalid = true;\n- return m1;\n-}\n-\n-static unsigned long long\n-insert_nps_calc_entry_size (unsigned long long insn,\n- long long value,\n- const char ** errmsg)\n-{\n- unsigned pwr;\n-\n- if (value < 1 || value > 256)\n- {\n- *errmsg = _(\"value out of range 1 - 256\");\n- return 0;\n- }\n-\n- for (pwr = 0; (value & 1) == 0; value >>= 1)\n- ++pwr;\n-\n- if (value != 1)\n- {\n- *errmsg = _(\"value must be power of 2\");\n- return 0;\n- }\n-\n- return insn | (pwr << 8);\n-}\n-\n-static long long\n-extract_nps_calc_entry_size (unsigned long long insn,\n- bool *invalid ATTRIBUTE_UNUSED)\n-{\n- unsigned entry_size = (insn >> 8) & 0xf;\n- return 1 << entry_size;\n-}\n-\n-static unsigned long long\n-insert_nps_bitop_mod4 (unsigned long long insn,\n- long long value,\n- const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- return insn | ((value & 0x2) << 30) | ((value & 0x1) << 47);\n-}\n-\n-static long long\n-extract_nps_bitop_mod4 (unsigned long long insn,\n- bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return ((insn >> 30) & 0x2) | ((insn >> 47) & 0x1);\n-}\n-\n-static unsigned long long\n-insert_nps_bitop_dst_pos3_pos4 (unsigned long long insn,\n- long long value,\n- const char ** errmsg ATTRIBUTE_UNUSED)\n-{\n- return insn | (value << 42) | (value << 37);\n-}\n-\n-static long long\n-extract_nps_bitop_dst_pos3_pos4 (unsigned long long insn,\n- bool *invalid)\n-{\n- if (((insn >> 42) & 0x1f) != ((insn >> 37) & 0x1f))\n- *invalid = true;\n- return ((insn >> 37) & 0x1f);\n-}\n-\n-static unsigned long long\n-insert_nps_bitop_ins_ext (unsigned long long insn,\n- long long value,\n- const char ** errmsg)\n-{\n- if (value < 0 || value > 28)\n- *errmsg = _(\"value must be in the range 0 to 28\");\n- return insn | (value << 20);\n-}\n-\n-static long long\n-extract_nps_bitop_ins_ext (unsigned long long insn,\n- bool *invalid)\n-{\n- int value = (insn >> 20) & 0x1f;\n-\n- if (value > 28)\n- *invalid = true;\n- return value;\n-}\n-\n-#define MAKE_1BASED_INSERT_EXTRACT_FUNCS(NAME,SHIFT,UPPER,BITS) \\\n-static unsigned long long\t\t\t\t\t\t\\\n-insert_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n-\t\t long long value, \\\n-\t\t const char ** errmsg)\t\t\t\t\\\n-{ \\\n- if (value < 1 || value > UPPER) \\\n- *errmsg = _(\"value must be in the range 1 to \" #UPPER); \\\n- if (value == UPPER) \\\n- value = 0; \\\n- return insn | (value << SHIFT); \\\n-} \\\n- \\\n-static long long\t\t\t\t\t\t\t\\\n-extract_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n- bool *invalid ATTRIBUTE_UNUSED)\t\t\t\\\n-{ \\\n- int value = (insn >> SHIFT) & ((1 << BITS) - 1); \\\n- if (value == 0) \\\n- value = UPPER; \\\n- return value; \\\n-}\n-\n-MAKE_1BASED_INSERT_EXTRACT_FUNCS (field_size, 6, 8, 3)\n-MAKE_1BASED_INSERT_EXTRACT_FUNCS (shift_factor, 9, 8, 3)\n-MAKE_1BASED_INSERT_EXTRACT_FUNCS (bits_to_scramble, 12, 8, 3)\n-MAKE_1BASED_INSERT_EXTRACT_FUNCS (bdlen_max_len, 5, 256, 8)\n-MAKE_1BASED_INSERT_EXTRACT_FUNCS (bd_num_buff, 6, 8, 3)\n-MAKE_1BASED_INSERT_EXTRACT_FUNCS (pmu_num_job, 6, 4, 2)\n-MAKE_1BASED_INSERT_EXTRACT_FUNCS (proto_size, 16, 64, 6)\n-\n-static unsigned long long\n-insert_nps_min_hofs (unsigned long long insn,\n- long long value,\n- const char ** errmsg)\n-{\n- if (value < 0 || value > 240)\n- *errmsg = _(\"value must be in the range 0 to 240\");\n- if ((value % 16) != 0)\n- *errmsg = _(\"value must be a multiple of 16\");\n- value = value / 16;\n- return insn | (value << 6);\n-}\n-\n-static long long\n-extract_nps_min_hofs (unsigned long long insn,\n- bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = (insn >> 6) & 0xF;\n- return value * 16;\n-}\n-\n-#define MAKE_INSERT_NPS_ADDRTYPE(NAME, VALUE) \\\n-static unsigned long long \\\n-insert_nps_##NAME (unsigned long long insn,\t\t\t \\\n- long long value,\t\t\t \\\n- const char ** errmsg)\t\t\t \\\n-{ \\\n- if (value != ARC_NPS400_ADDRTYPE_##VALUE) \\\n- *errmsg = _(\"invalid address type for operand\"); \\\n- return insn; \\\n-} \\\n- \\\n-static long long\t\t\t\t\t\t \\\n-extract_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED,\t \\\n-\t\t bool *invalid ATTRIBUTE_UNUSED)\t\t \\\n-{ \\\n- return ARC_NPS400_ADDRTYPE_##VALUE; \\\n-}\n-\n-MAKE_INSERT_NPS_ADDRTYPE (bd, BD)\n-MAKE_INSERT_NPS_ADDRTYPE (jid, JID)\n-MAKE_INSERT_NPS_ADDRTYPE (lbd, LBD)\n-MAKE_INSERT_NPS_ADDRTYPE (mbd, MBD)\n-MAKE_INSERT_NPS_ADDRTYPE (sd, SD)\n-MAKE_INSERT_NPS_ADDRTYPE (sm, SM)\n-MAKE_INSERT_NPS_ADDRTYPE (xa, XA)\n-MAKE_INSERT_NPS_ADDRTYPE (xd, XD)\n-MAKE_INSERT_NPS_ADDRTYPE (cd, CD)\n-MAKE_INSERT_NPS_ADDRTYPE (cbd, CBD)\n-MAKE_INSERT_NPS_ADDRTYPE (cjid, CJID)\n-MAKE_INSERT_NPS_ADDRTYPE (clbd, CLBD)\n-MAKE_INSERT_NPS_ADDRTYPE (cm, CM)\n-MAKE_INSERT_NPS_ADDRTYPE (csd, CSD)\n-MAKE_INSERT_NPS_ADDRTYPE (cxa, CXA)\n-MAKE_INSERT_NPS_ADDRTYPE (cxd, CXD)\n-\n-static unsigned long long\n-insert_nps_rbdouble_64 (unsigned long long insn,\n- long long value,\n- const char ** errmsg)\n-{\n- if (value < 0 || value > 31)\n- *errmsg = _(\"value must be in the range 0 to 31\");\n- return insn | (value << 43) | (value << 48);\n-}\n-\n-\n-static long long\n-extract_nps_rbdouble_64 (unsigned long long insn,\n- bool *invalid)\n-{\n- int value1 = (insn >> 43) & 0x1F;\n- int value2 = (insn >> 48) & 0x1F;\n-\n- if (value1 != value2)\n- *invalid = true;\n-\n- return value1;\n-}\n-\n-static unsigned long long\n-insert_nps_misc_imm_offset (unsigned long long insn,\n-\t\t\t long long value,\n-\t\t\t const char ** errmsg)\n-{\n- if (value & 0x3)\n- {\n- *errmsg = _(\"invalid position, should be one of: 0,4,8,...124.\");\n- value = 0;\n- }\n- insn |= (value << 6);\n- return insn;\n-}\n-\n-static long long int\n-extract_nps_misc_imm_offset (unsigned long long insn,\n-\t\t\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- return ((insn >> 8) & 0x1f) * 4;\n-}\n-\n-static long long int\n-extract_uimm12_20 (unsigned long long insn ATTRIBUTE_UNUSED,\n-\t\t bool *invalid ATTRIBUTE_UNUSED)\n-{\n- int value = 0;\n-\n- value |= ((insn >> 6) & 0x003f) << 0;\n- value |= ((insn >> 0) & 0x003f) << 6;\n-\n- return value;\n-}\n-\n-/* Include the generic extract/insert functions. Order is important\n- as some of the functions present in the .h may be disabled via\n- defines. */\n-#include \"arc-fxi.h\"\n-\n-/* The flag operands table.\n-\n- The format of the table is\n- NAME CODE BITS SHIFT FAVAIL. */\n-const struct arc_flag_operand arc_flag_operands[] =\n-{\n-#define F_NULL\t0\n- { 0, 0, 0, 0, 0},\n-#define F_ALWAYS (F_NULL + 1)\n- { \"al\", 0, 0, 0, 0 },\n-#define F_RA\t (F_ALWAYS + 1)\n- { \"ra\", 0, 0, 0, 0 },\n-#define F_EQUAL\t (F_RA + 1)\n- { \"eq\", 1, 5, 0, 1 },\n-#define F_ZERO\t (F_EQUAL + 1)\n- { \"z\", 1, 5, 0, 0 },\n-#define F_NOTEQUAL (F_ZERO + 1)\n- { \"ne\", 2, 5, 0, 1 },\n-#define F_NOTZERO (F_NOTEQUAL + 1)\n- { \"nz\", 2, 5, 0, 0 },\n-#define F_POZITIVE (F_NOTZERO + 1)\n- { \"p\", 3, 5, 0, 1 },\n-#define F_PL\t (F_POZITIVE + 1)\n- { \"pl\", 3, 5, 0, 0 },\n-#define F_NEGATIVE (F_PL + 1)\n- { \"n\", 4, 5, 0, 1 },\n-#define F_MINUS\t (F_NEGATIVE + 1)\n- { \"mi\", 4, 5, 0, 0 },\n-#define F_CARRY\t (F_MINUS + 1)\n- { \"c\", 5, 5, 0, 1 },\n-#define F_CARRYSET (F_CARRY + 1)\n- { \"cs\", 5, 5, 0, 0 },\n-#define F_LOWER\t (F_CARRYSET + 1)\n- { \"lo\", 5, 5, 0, 0 },\n-#define F_CARRYCLR (F_LOWER + 1)\n- { \"cc\", 6, 5, 0, 0 },\n-#define F_NOTCARRY (F_CARRYCLR + 1)\n- { \"nc\", 6, 5, 0, 1 },\n-#define F_HIGHER (F_NOTCARRY + 1)\n- { \"hs\", 6, 5, 0, 0 },\n-#define F_OVERFLOWSET (F_HIGHER + 1)\n- { \"vs\", 7, 5, 0, 0 },\n-#define F_OVERFLOW (F_OVERFLOWSET + 1)\n- { \"v\", 7, 5, 0, 1 },\n-#define F_NOTOVERFLOW (F_OVERFLOW + 1)\n- { \"nv\", 8, 5, 0, 1 },\n-#define F_OVERFLOWCLR (F_NOTOVERFLOW + 1)\n- { \"vc\", 8, 5, 0, 0 },\n-#define F_GT\t (F_OVERFLOWCLR + 1)\n- { \"gt\", 9, 5, 0, 1 },\n-#define F_GE\t (F_GT + 1)\n- { \"ge\", 10, 5, 0, 1 },\n-#define F_LT\t (F_GE + 1)\n- { \"lt\", 11, 5, 0, 1 },\n-#define F_LE\t (F_LT + 1)\n- { \"le\", 12, 5, 0, 1 },\n-#define F_HI\t (F_LE + 1)\n- { \"hi\", 13, 5, 0, 1 },\n-#define F_LS\t (F_HI + 1)\n- { \"ls\", 14, 5, 0, 1 },\n-#define F_PNZ\t (F_LS + 1)\n- { \"pnz\", 15, 5, 0, 1 },\n-#define F_NJ\t (F_PNZ + 1)\n- { \"nj\", 21, 5, 0, 1 },\n-#define F_NM\t (F_NJ + 1)\n- { \"nm\", 23, 5, 0, 1 },\n-#define F_NO_T\t (F_NM + 1)\n- { \"nt\", 24, 5, 0, 1 },\n-\n- /* FLAG. */\n-#define F_FLAG (F_NO_T + 1)\n- { \"f\", 1, 1, 15, 1 },\n-#define F_FFAKE (F_FLAG + 1)\n- { \"f\", 0, 0, 0, 1 },\n-\n- /* Delay slot. */\n-#define F_ND\t (F_FFAKE + 1)\n- { \"nd\", 0, 1, 5, 0 },\n-#define F_D\t (F_ND + 1)\n- { \"d\", 1, 1, 5, 1 },\n-#define F_DFAKE\t (F_D + 1)\n- { \"d\", 0, 0, 0, 1 },\n-#define F_DNZ_ND (F_DFAKE + 1)\n- { \"nd\", 0, 1, 16, 0 },\n-#define F_DNZ_D\t (F_DNZ_ND + 1)\n- { \"d\", 1, 1, 16, 1 },\n-\n- /* Data size. */\n-#define F_SIZEB1 (F_DNZ_D + 1)\n- { \"b\", 1, 2, 1, 1 },\n-#define F_SIZEB7 (F_SIZEB1 + 1)\n- { \"b\", 1, 2, 7, 1 },\n-#define F_SIZEB17 (F_SIZEB7 + 1)\n- { \"b\", 1, 2, 17, 1 },\n-#define F_SIZEW1 (F_SIZEB17 + 1)\n- { \"w\", 2, 2, 1, 0 },\n-#define F_SIZEW7 (F_SIZEW1 + 1)\n- { \"w\", 2, 2, 7, 0 },\n-#define F_SIZEW17 (F_SIZEW7 + 1)\n- { \"w\", 2, 2, 17, 0 },\n-\n- /* Sign extension. */\n-#define F_SIGN6 (F_SIZEW17 + 1)\n- { \"x\", 1, 1, 6, 1 },\n-#define F_SIGN16 (F_SIGN6 + 1)\n- { \"x\", 1, 1, 16, 1 },\n-#define F_SIGNX (F_SIGN16 + 1)\n- { \"x\", 0, 0, 0, 1 },\n-\n- /* Address write-back modes. */\n-#define F_A3 (F_SIGNX + 1)\n- { \"a\", 1, 2, 3, 0 },\n-#define F_A9 (F_A3 + 1)\n- { \"a\", 1, 2, 9, 0 },\n-#define F_A22 (F_A9 + 1)\n- { \"a\", 1, 2, 22, 0 },\n-#define F_AW3 (F_A22 + 1)\n- { \"aw\", 1, 2, 3, 1 },\n-#define F_AW9 (F_AW3 + 1)\n- { \"aw\", 1, 2, 9, 1 },\n-#define F_AW22 (F_AW9 + 1)\n- { \"aw\", 1, 2, 22, 1 },\n-#define F_AB3 (F_AW22 + 1)\n- { \"ab\", 2, 2, 3, 1 },\n-#define F_AB9 (F_AB3 + 1)\n- { \"ab\", 2, 2, 9, 1 },\n-#define F_AB22 (F_AB9 + 1)\n- { \"ab\", 2, 2, 22, 1 },\n-#define F_AS3 (F_AB22 + 1)\n- { \"as\", 3, 2, 3, 1 },\n-#define F_AS9 (F_AS3 + 1)\n- { \"as\", 3, 2, 9, 1 },\n-#define F_AS22 (F_AS9 + 1)\n- { \"as\", 3, 2, 22, 1 },\n-#define F_ASFAKE (F_AS22 + 1)\n- { \"as\", 0, 0, 0, 1 },\n-\n- /* Cache bypass. */\n-#define F_DI5 (F_ASFAKE + 1)\n- { \"di\", 1, 1, 5, 1 },\n-#define F_DI11 (F_DI5 + 1)\n- { \"di\", 1, 1, 11, 1 },\n-#define F_DI14 (F_DI11 + 1)\n- { \"di\", 1, 1, 14, 1 },\n-#define F_DI15 (F_DI14 + 1)\n- { \"di\", 1, 1, 15, 1 },\n-\n- /* ARCv2 specific. */\n-#define F_NT (F_DI15 + 1)\n- { \"nt\", 0, 1, 3, 1},\n-#define F_T (F_NT + 1)\n- { \"t\", 1, 1, 3, 1},\n-#define F_H1 (F_T + 1)\n- { \"h\", 2, 2, 1, 1 },\n-#define F_H7 (F_H1 + 1)\n- { \"h\", 2, 2, 7, 1 },\n-#define F_H17 (F_H7 + 1)\n- { \"h\", 2, 2, 17, 1 },\n-#define F_SIZED (F_H17 + 1)\n- { \"dd\", 8, 0, 0, 0 }, /* Fake. */\n-\n- /* Fake Flags. */\n-#define F_NE (F_SIZED + 1)\n- { \"ne\", 0, 0, 0, 1 },\n-\n- /* ARC NPS400 Support: See comment near head of file. */\n-#define F_NPS_CL (F_NE + 1)\n- { \"cl\", 0, 0, 0, 1 },\n-\n-#define F_NPS_NA (F_NPS_CL + 1)\n- { \"na\", 1, 1, 9, 1 },\n-\n-#define F_NPS_SR (F_NPS_NA + 1)\n- { \"s\", 1, 1, 13, 1 },\n-\n-#define F_NPS_M (F_NPS_SR + 1)\n- { \"m\", 1, 1, 7, 1 },\n-\n-#define F_NPS_FLAG (F_NPS_M + 1)\n- { \"f\", 1, 1, 20, 1 },\n-\n-#define F_NPS_R (F_NPS_FLAG + 1)\n- { \"r\", 1, 1, 15, 1 },\n-\n-#define F_NPS_RW (F_NPS_R + 1)\n- { \"rw\", 0, 1, 7, 1 },\n-\n-#define F_NPS_RD (F_NPS_RW + 1)\n- { \"rd\", 1, 1, 7, 1 },\n-\n-#define F_NPS_WFT (F_NPS_RD + 1)\n- { \"wft\", 0, 0, 0, 1 },\n-\n-#define F_NPS_IE1 (F_NPS_WFT + 1)\n- { \"ie1\", 1, 2, 8, 1 },\n-\n-#define F_NPS_IE2 (F_NPS_IE1 + 1)\n- { \"ie2\", 2, 2, 8, 1 },\n-\n-#define F_NPS_IE12 (F_NPS_IE2 + 1)\n- { \"ie12\", 3, 2, 8, 1 },\n-\n-#define F_NPS_SYNC_RD (F_NPS_IE12 + 1)\n- { \"rd\", 0, 1, 6, 1 },\n-\n-#define F_NPS_SYNC_WR (F_NPS_SYNC_RD + 1)\n- { \"wr\", 1, 1, 6, 1 },\n-\n-#define F_NPS_HWS_OFF (F_NPS_SYNC_WR + 1)\n- { \"off\", 0, 0, 0, 1 },\n-\n-#define F_NPS_HWS_RESTORE (F_NPS_HWS_OFF + 1)\n- { \"restore\", 0, 0, 0, 1 },\n-\n-#define F_NPS_SX (F_NPS_HWS_RESTORE + 1)\n- { \"sx\", 1, 1, 14, 1 },\n-\n-#define F_NPS_AR (F_NPS_SX + 1)\n- { \"ar\", 0, 1, 0, 1 },\n-\n-#define F_NPS_AL (F_NPS_AR + 1)\n- { \"al\", 1, 1, 0, 1 },\n-\n-#define F_NPS_S (F_NPS_AL + 1)\n- { \"s\", 0, 0, 0, 1 },\n-\n-#define F_NPS_ZNCV_RD (F_NPS_S + 1)\n- { \"rd\", 0, 1, 15, 1 },\n-\n-#define F_NPS_ZNCV_WR (F_NPS_ZNCV_RD + 1)\n- { \"wr\", 1, 1, 15, 1 },\n-\n-#define F_NPS_P0 (F_NPS_ZNCV_WR + 1)\n- { \"p0\", 0, 0, 0, 1 },\n-\n-#define F_NPS_P1 (F_NPS_P0 + 1)\n- { \"p1\", 0, 0, 0, 1 },\n-\n-#define F_NPS_P2 (F_NPS_P1 + 1)\n- { \"p2\", 0, 0, 0, 1 },\n-\n-#define F_NPS_P3 (F_NPS_P2 + 1)\n- { \"p3\", 0, 0, 0, 1 },\n-\n-#define F_NPS_LDBIT_DI (F_NPS_P3 + 1)\n- { \"di\", 0, 0, 0, 1 },\n-\n-#define F_NPS_LDBIT_CL1 (F_NPS_LDBIT_DI + 1)\n- { \"cl\", 1, 1, 6, 1 },\n-\n-#define F_NPS_LDBIT_CL2 (F_NPS_LDBIT_CL1 + 1)\n- { \"cl\", 1, 1, 16, 1 },\n-\n-#define F_NPS_LDBIT_X2_1 (F_NPS_LDBIT_CL2 + 1)\n- { \"x2\", 1, 2, 9, 1 },\n-\n-#define F_NPS_LDBIT_X2_2 (F_NPS_LDBIT_X2_1 + 1)\n- { \"x2\", 1, 2, 22, 1 },\n-\n-#define F_NPS_LDBIT_X4_1 (F_NPS_LDBIT_X2_2 + 1)\n- { \"x4\", 2, 2, 9, 1 },\n-\n-#define F_NPS_LDBIT_X4_2 (F_NPS_LDBIT_X4_1 + 1)\n- { \"x4\", 2, 2, 22, 1 },\n-\n-#define F_NPS_CORE (F_NPS_LDBIT_X4_2 + 1)\n- { \"core\", 1, 3, 6, 1 },\n-\n-#define F_NPS_CLSR (F_NPS_CORE + 1)\n- { \"clsr\", 2, 3, 6, 1 },\n-\n-#define F_NPS_ALL (F_NPS_CLSR + 1)\n- { \"all\", 3, 3, 6, 1 },\n-\n-#define F_NPS_GIC (F_NPS_ALL + 1)\n- { \"gic\", 4, 3, 6, 1 },\n-\n-#define F_NPS_RSPI_GIC (F_NPS_GIC + 1)\n- { \"gic\", 5, 3, 6, 1 },\n-};\n-\n-const unsigned arc_num_flag_operands = ARRAY_SIZE (arc_flag_operands);\n-\n-/* Table of the flag classes.\n-\n- The format of the table is\n- CLASS {FLAG_CODE}. */\n-const struct arc_flag_class arc_flag_classes[] =\n-{\n-#define C_EMPTY 0\n- { F_CLASS_NONE, { F_NULL } },\n-\n-#define C_CC_EQ (C_EMPTY + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_EQUAL, F_NULL} },\n-\n-#define C_CC_GE (C_CC_EQ + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_GE, F_NULL} },\n-\n-#define C_CC_GT (C_CC_GE + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_GT, F_NULL} },\n-\n-#define C_CC_HI (C_CC_GT + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_HI, F_NULL} },\n-\n-#define C_CC_HS (C_CC_HI + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_NOTCARRY, F_NULL} },\n-\n-#define C_CC_LE (C_CC_HS + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_LE, F_NULL} },\n-\n-#define C_CC_LO (C_CC_LE + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_CARRY, F_NULL} },\n-\n-#define C_CC_LS (C_CC_LO + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_LS, F_NULL} },\n-\n-#define C_CC_LT (C_CC_LS + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_LT, F_NULL} },\n-\n-#define C_CC_NE (C_CC_LT + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_COND, {F_NOTEQUAL, F_NULL} },\n-\n-#define C_AA_AB (C_CC_NE + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_WB, {F_AB3, F_NULL} },\n-\n-#define C_AA_AW (C_AA_AB + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_WB, {F_AW3, F_NULL} },\n-\n-#define C_ZZ_D (C_AA_AW + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_ZZ, {F_SIZED, F_NULL} },\n-\n-#define C_ZZ_H (C_ZZ_D + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_ZZ, {F_H1, F_NULL} },\n-\n-#define C_ZZ_B (C_ZZ_H + 1)\n- {F_CLASS_IMPLICIT | F_CLASS_ZZ, {F_SIZEB1, F_NULL} },\n-\n-#define C_CC\t (C_ZZ_B + 1)\n- { F_CLASS_OPTIONAL | F_CLASS_EXTEND | F_CLASS_COND,\n- { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL,\n- F_NOTZERO, F_POZITIVE, F_PL, F_NEGATIVE, F_MINUS,\n- F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n- F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW,\n- F_NOTOVERFLOW, F_OVERFLOWCLR, F_GT, F_GE, F_LT,\n- F_LE, F_HI, F_LS, F_PNZ, F_NJ, F_NM, F_NO_T, F_NULL } },\n-\n-#define C_AA_ADDR3 (C_CC + 1)\n-#define C_AA27\t (C_CC + 1)\n- { F_CLASS_OPTIONAL | F_CLASS_WB, { F_A3, F_AW3, F_AB3, F_AS3, F_NULL } },\n-#define C_AA_ADDR9 (C_AA_ADDR3 + 1)\n-#define C_AA21\t (C_AA_ADDR3 + 1)\n- { F_CLASS_OPTIONAL | F_CLASS_WB, { F_A9, F_AW9, F_AB9, F_AS9, F_NULL } },\n-#define C_AA_ADDR22 (C_AA_ADDR9 + 1)\n-#define C_AA8\t (C_AA_ADDR9 + 1)\n- { F_CLASS_OPTIONAL | F_CLASS_WB, { F_A22, F_AW22, F_AB22, F_AS22, F_NULL } },\n-\n-#define C_F\t (C_AA_ADDR22 + 1)\n- { F_CLASS_OPTIONAL, { F_FLAG, F_NULL } },\n-#define C_FHARD\t (C_F + 1)\n- { F_CLASS_OPTIONAL, { F_FFAKE, F_NULL } },\n-\n-#define C_T\t (C_FHARD + 1)\n- { F_CLASS_OPTIONAL, { F_NT, F_T, F_NULL } },\n-#define C_D\t (C_T + 1)\n- { F_CLASS_OPTIONAL, { F_ND, F_D, F_NULL } },\n-#define C_DNZ_D (C_D + 1)\n- { F_CLASS_OPTIONAL, { F_DNZ_ND, F_DNZ_D, F_NULL } },\n-\n-#define C_DHARD\t (C_DNZ_D + 1)\n- { F_CLASS_OPTIONAL, { F_DFAKE, F_NULL } },\n-\n-#define C_DI20\t (C_DHARD + 1)\n- { F_CLASS_OPTIONAL, { F_DI11, F_NULL }},\n-#define C_DI14\t (C_DI20 + 1)\n- { F_CLASS_OPTIONAL, { F_DI14, F_NULL }},\n-#define C_DI16\t (C_DI14 + 1)\n- { F_CLASS_OPTIONAL, { F_DI15, F_NULL }},\n-#define C_DI26\t (C_DI16 + 1)\n- { F_CLASS_OPTIONAL, { F_DI5, F_NULL }},\n-\n-#define C_X25\t (C_DI26 + 1)\n- { F_CLASS_OPTIONAL, { F_SIGN6, F_NULL }},\n-#define C_X15\t (C_X25 + 1)\n- { F_CLASS_OPTIONAL, { F_SIGN16, F_NULL }},\n-#define C_XHARD\t (C_X15 + 1)\n-#define C_X\t (C_X15 + 1)\n- { F_CLASS_OPTIONAL, { F_SIGNX, F_NULL }},\n-\n-#define C_ZZ13\t (C_X + 1)\n- { F_CLASS_OPTIONAL, { F_SIZEB17, F_SIZEW17, F_H17, F_NULL}},\n-#define C_ZZ23\t (C_ZZ13 + 1)\n- { F_CLASS_OPTIONAL, { F_SIZEB7, F_SIZEW7, F_H7, F_NULL}},\n-#define C_ZZ29\t (C_ZZ23 + 1)\n- { F_CLASS_OPTIONAL, { F_SIZEB1, F_SIZEW1, F_H1, F_NULL}},\n-\n-#define C_AS\t (C_ZZ29 + 1)\n- { F_CLASS_OPTIONAL, { F_ASFAKE, F_NULL}},\n-\n-#define C_NE\t (C_AS + 1)\n- { F_CLASS_REQUIRED, { F_NE, F_NULL}},\n-\n- /* ARC NPS400 Support: See comment near head of file. */\n-#define C_NPS_CL (C_NE + 1)\n- { F_CLASS_REQUIRED, { F_NPS_CL, F_NULL}},\n-\n-#define C_NPS_NA (C_NPS_CL + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_NA, F_NULL}},\n-\n-#define C_NPS_SR (C_NPS_NA + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_SR, F_NULL}},\n-\n-#define C_NPS_M (C_NPS_SR + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_M, F_NULL}},\n-\n-#define C_NPS_F (C_NPS_M + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_FLAG, F_NULL}},\n-\n-#define C_NPS_R (C_NPS_F + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_R, F_NULL}},\n-\n-#define C_NPS_SCHD_RW (C_NPS_R + 1)\n- { F_CLASS_REQUIRED, { F_NPS_RW, F_NPS_RD, F_NULL}},\n-\n-#define C_NPS_SCHD_TRIG (C_NPS_SCHD_RW + 1)\n- { F_CLASS_REQUIRED, { F_NPS_WFT, F_NULL}},\n-\n-#define C_NPS_SCHD_IE (C_NPS_SCHD_TRIG + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_IE1, F_NPS_IE2, F_NPS_IE12, F_NULL}},\n-\n-#define C_NPS_SYNC (C_NPS_SCHD_IE + 1)\n- { F_CLASS_REQUIRED, { F_NPS_SYNC_RD, F_NPS_SYNC_WR, F_NULL}},\n-\n-#define C_NPS_HWS_OFF (C_NPS_SYNC + 1)\n- { F_CLASS_REQUIRED, { F_NPS_HWS_OFF, F_NULL}},\n-\n-#define C_NPS_HWS_RESTORE (C_NPS_HWS_OFF + 1)\n- { F_CLASS_REQUIRED, { F_NPS_HWS_RESTORE, F_NULL}},\n-\n-#define C_NPS_SX (C_NPS_HWS_RESTORE + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_SX, F_NULL}},\n-\n-#define C_NPS_AR_AL (C_NPS_SX + 1)\n- { F_CLASS_REQUIRED, { F_NPS_AR, F_NPS_AL, F_NULL}},\n-\n-#define C_NPS_S (C_NPS_AR_AL + 1)\n- { F_CLASS_REQUIRED, { F_NPS_S, F_NULL}},\n-\n-#define C_NPS_ZNCV (C_NPS_S + 1)\n- { F_CLASS_REQUIRED, { F_NPS_ZNCV_RD, F_NPS_ZNCV_WR, F_NULL}},\n-\n-#define C_NPS_P0 (C_NPS_ZNCV + 1)\n- { F_CLASS_REQUIRED, { F_NPS_P0, F_NULL }},\n-\n-#define C_NPS_P1 (C_NPS_P0 + 1)\n- { F_CLASS_REQUIRED, { F_NPS_P1, F_NULL }},\n-\n-#define C_NPS_P2 (C_NPS_P1 + 1)\n- { F_CLASS_REQUIRED, { F_NPS_P2, F_NULL }},\n-\n-#define C_NPS_P3 (C_NPS_P2 + 1)\n- { F_CLASS_REQUIRED, { F_NPS_P3, F_NULL }},\n-\n-#define C_NPS_LDBIT_DI (C_NPS_P3 + 1)\n- { F_CLASS_REQUIRED, { F_NPS_LDBIT_DI, F_NULL }},\n-\n-#define C_NPS_LDBIT_CL1 (C_NPS_LDBIT_DI + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_LDBIT_CL1, F_NULL }},\n-\n-#define C_NPS_LDBIT_CL2 (C_NPS_LDBIT_CL1 + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_LDBIT_CL2, F_NULL }},\n-\n-#define C_NPS_LDBIT_X_1 (C_NPS_LDBIT_CL2 + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_LDBIT_X2_1, F_NPS_LDBIT_X4_1, F_NULL }},\n-\n-#define C_NPS_LDBIT_X_2 (C_NPS_LDBIT_X_1 + 1)\n- { F_CLASS_OPTIONAL, { F_NPS_LDBIT_X2_2, F_NPS_LDBIT_X4_2, F_NULL }},\n-\n-#define C_NPS_CORE (C_NPS_LDBIT_X_2 + 1)\n- { F_CLASS_REQUIRED, { F_NPS_CORE, F_NULL}},\n-\n-#define C_NPS_CLSR (C_NPS_CORE + 1)\n- { F_CLASS_REQUIRED, { F_NPS_CLSR, F_NULL}},\n-\n-#define C_NPS_ALL (C_NPS_CLSR + 1)\n- { F_CLASS_REQUIRED, { F_NPS_ALL, F_NULL}},\n-\n-#define C_NPS_GIC (C_NPS_ALL + 1)\n- { F_CLASS_REQUIRED, { F_NPS_GIC, F_NULL}},\n-\n-#define C_NPS_RSPI_GIC (C_NPS_GIC + 1)\n- { F_CLASS_REQUIRED, { F_NPS_RSPI_GIC, F_NULL}},\n-};\n-\n-const unsigned char flags_none[] = { 0 };\n-const unsigned char flags_f[] = { C_F };\n-const unsigned char flags_cc[] = { C_CC };\n-const unsigned char flags_ccf[] = { C_CC, C_F };\n-\n-/* The operands table.\n-\n- The format of the operands table is:\n-\n- BITS SHIFT DEFAULT_RELOC FLAGS INSERT_FUN EXTRACT_FUN. */\n-const struct arc_operand arc_operands[] =\n-{\n- /* The fields are bits, shift, insert, extract, flags. The zero\n- index is used to indicate end-of-list. */\n-#define UNUSED\t\t0\n- { 0, 0, 0, 0, 0, 0 },\n-\n-#define IGNORED\t\t(UNUSED + 1)\n- { 0, 0, 0, ARC_OPERAND_IGNORE | ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, 0, 0 },\n-\n- /* The plain integer register fields. Used by 32 bit\n- instructions. */\n-#define RA\t\t(IGNORED + 1)\n- { 6, 0, 0, ARC_OPERAND_IR, 0, 0 },\n-#define RA_CHK\t\t(RA + 1)\n- { 6, 0, 0, ARC_OPERAND_IR, insert_ra_chk, 0 },\n-#define RB\t\t(RA_CHK + 1)\n- { 6, 12, 0, ARC_OPERAND_IR, insert_rb, extract_rb },\n-#define RB_CHK\t\t(RB + 1)\n- { 6, 12, 0, ARC_OPERAND_IR, insert_rb_chk, extract_rb },\n-#define RC\t\t(RB_CHK + 1)\n- { 6, 6, 0, ARC_OPERAND_IR, 0, 0 },\n-#define RBdup\t\t(RC + 1)\n- { 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rb, extract_rb },\n-\n-#define RAD\t\t(RBdup + 1)\n- { 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0 },\n-#define RAD_CHK\t\t(RAD + 1)\n- { 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0 },\n-#define RCD\t\t(RAD_CHK + 1)\n- { 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rcd, 0 },\n-#define RBD\t\t(RCD + 1)\n- { 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rbd, extract_rb },\n-#define RBDdup\t\t(RBD + 1)\n- { 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_TRUNCATE,\n- insert_rbd, extract_rb },\n-\n- /* The plain integer register fields. Used by short\n- instructions. */\n-#define RA16\t\t(RBDdup + 1)\n-#define RA_S\t\t(RBDdup + 1)\n- { 4, 0, 0, ARC_OPERAND_IR, insert_ras, extract_ras },\n-#define RB16\t\t(RA16 + 1)\n-#define RB_S\t\t(RA16 + 1)\n- { 4, 8, 0, ARC_OPERAND_IR, insert_rbs, extract_rbs },\n-#define RB16dup\t\t(RB16 + 1)\n-#define RB_Sdup\t\t(RB16 + 1)\n- { 4, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rbs, extract_rbs },\n-#define RC16\t\t(RB16dup + 1)\n-#define RC_S\t\t(RB16dup + 1)\n- { 4, 5, 0, ARC_OPERAND_IR, insert_rcs, extract_rcs },\n-#define R6H\t\t(RC16 + 1) /* 6bit register field 'h' used\n-\t\t\t\t\tby V1 cpus. */\n- { 6, 5, 0, ARC_OPERAND_IR, insert_rhv1, extract_rhv1 },\n-#define R5H\t\t(R6H + 1) /* 5bit register field 'h' used\n-\t\t\t\t\tby V2 cpus. */\n-#define RH_S\t\t(R6H + 1) /* 5bit register field 'h' used\n-\t\t\t\t\tby V2 cpus. */\n- { 5, 5, 0, ARC_OPERAND_IR, insert_rhv2, extract_rhv2 },\n-#define R5Hdup\t\t(R5H + 1)\n-#define RH_Sdup\t\t(R5H + 1)\n- { 5, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE,\n- insert_rhv2, extract_rhv2 },\n-\n-#define RG\t\t(R5Hdup + 1)\n-#define G_S\t\t(R5Hdup + 1)\n- { 5, 5, 0, ARC_OPERAND_IR, insert_g_s, extract_g_s },\n-\n- /* Fix registers. */\n-#define R0\t\t(RG + 1)\n-#define R0_S\t\t(RG + 1)\n- { 0, 0, 0, ARC_OPERAND_IR, insert_r0, extract_r0 },\n-#define R1\t\t(R0 + 1)\n-#define R1_S\t\t(R0 + 1)\n- { 1, 0, 0, ARC_OPERAND_IR, insert_r1, extract_r1 },\n-#define R2\t\t(R1 + 1)\n-#define R2_S\t\t(R1 + 1)\n- { 2, 0, 0, ARC_OPERAND_IR, insert_r2, extract_r2 },\n-#define R3\t\t(R2 + 1)\n-#define R3_S\t\t(R2 + 1)\n- { 2, 0, 0, ARC_OPERAND_IR, insert_r3, extract_r3 },\n-#define RSP\t\t(R3 + 1)\n-#define SP_S\t\t(R3 + 1)\n- { 5, 0, 0, ARC_OPERAND_IR, insert_sp, extract_sp },\n-#define SPdup\t\t(RSP + 1)\n-#define SP_Sdup\t\t(RSP + 1)\n- { 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_sp, extract_sp },\n-#define GP\t\t(SPdup + 1)\n-#define GP_S\t\t(SPdup + 1)\n- { 5, 0, 0, ARC_OPERAND_IR, insert_gp, extract_gp },\n-\n-#define PCL_S\t\t(GP + 1)\n- { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_pcl, extract_pcl },\n-\n-#define BLINK\t\t(PCL_S + 1)\n-#define BLINK_S\t\t(PCL_S + 1)\n- { 5, 0, 0, ARC_OPERAND_IR, insert_blink, extract_blink },\n-\n-#define ILINK1\t\t(BLINK + 1)\n- { 5, 0, 0, ARC_OPERAND_IR, insert_ilink1, extract_ilink1 },\n-#define ILINK2\t\t(ILINK1 + 1)\n- { 5, 0, 0, ARC_OPERAND_IR, insert_ilink2, extract_ilink2 },\n-\n- /* Long immediate. */\n-#define LIMM\t\t(ILINK2 + 1)\n-#define LIMM_S\t\t(ILINK2 + 1)\n- { 32, 0, BFD_RELOC_ARC_32_ME, ARC_OPERAND_LIMM, insert_limm, 0 },\n-#define LIMMdup\t\t(LIMM + 1)\n- { 32, 0, 0, ARC_OPERAND_LIMM | ARC_OPERAND_DUPLICATE, insert_limm, 0 },\n-\n- /* Special operands. */\n-#define ZA\t\t(LIMMdup + 1)\n-#define ZB\t\t(LIMMdup + 1)\n-#define ZA_S\t\t(LIMMdup + 1)\n-#define ZB_S\t\t(LIMMdup + 1)\n-#define ZC_S\t\t(LIMMdup + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0 },\n-\n-#define RRANGE_EL\t(ZA + 1)\n- { 4, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK | ARC_OPERAND_TRUNCATE,\n- insert_rrange, extract_rrange},\n-#define R13_EL\t\t(RRANGE_EL + 1)\n- { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,\n- insert_r13el, extract_rrange },\n-#define FP_EL\t\t(R13_EL + 1)\n- { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,\n- insert_fpel, extract_fpel },\n-#define BLINK_EL\t(FP_EL + 1)\n- { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,\n- insert_blinkel, extract_blinkel },\n-#define PCL_EL\t\t(BLINK_EL + 1)\n- { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,\n- insert_pclel, extract_pclel },\n-\n- /* Fake operand to handle the T flag. */\n-#define BRAKET\t\t(PCL_EL + 1)\n-#define BRAKETdup\t(PCL_EL + 1)\n- { 0, 0, 0, ARC_OPERAND_FAKE | ARC_OPERAND_BRAKET, 0, 0 },\n-\n- /* Fake operand to handle the T flag. */\n-#define FKT_T\t\t(BRAKET + 1)\n- { 1, 3, 0, ARC_OPERAND_FAKE, insert_Ybit, 0 },\n- /* Fake operand to handle the T flag. */\n-#define FKT_NT\t\t(FKT_T + 1)\n- { 1, 3, 0, ARC_OPERAND_FAKE, insert_NYbit, 0 },\n-\n- /* UIMM6_20 mask = 00000000000000000000111111000000. */\n-#define UIMM6_20 (FKT_NT + 1)\n- {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_20, extract_uimm6_20},\n-\n- /* Exactly like the above but used by relaxation. */\n-#define UIMM6_20R (UIMM6_20 + 1)\n- {6, 0, -UIMM6_20R, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL,\n- insert_uimm6_20, extract_uimm6_20},\n-\n- /* SIMM12_20 mask = 00000000000000000000111111222222. */\n-#define SIMM12_20\t(UIMM6_20R + 1)\n- {12, 0, 0, ARC_OPERAND_SIGNED, insert_simm12_20, extract_simm12_20},\n-\n- /* Exactly like the above but used by relaxation. */\n-#define SIMM12_20R\t(SIMM12_20 + 1)\n- {12, 0, -SIMM12_20R, ARC_OPERAND_SIGNED | ARC_OPERAND_PCREL,\n- insert_simm12_20, extract_simm12_20},\n-\n- /* UIMM12_20 mask = 00000000000000000000111111222222. */\n-#define UIMM12_20\t(SIMM12_20R + 1)\n- {12, 0, 0, ARC_OPERAND_UNSIGNED, insert_simm12_20, extract_uimm12_20},\n-\n- /* SIMM3_5_S mask = 0000011100000000. */\n-#define SIMM3_5_S\t(UIMM12_20 + 1)\n- {3, 0, 0, ARC_OPERAND_SIGNED | ARC_OPERAND_NCHK,\n- insert_simm3s, extract_simm3s},\n-\n- /* UIMM7_A32_11_S mask = 0000000000011111. */\n-#define UIMM7_A32_11_S\t (SIMM3_5_S + 1)\n- {7, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm7_a32_11_s,\n- extract_uimm7_a32_11_s},\n-\n- /* The same as above but used by relaxation. */\n-#define UIMM7_A32_11R_S\t (UIMM7_A32_11_S + 1)\n- {7, 0, -UIMM7_A32_11R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE | ARC_OPERAND_PCREL,\n- insert_uimm7_a32_11_s, extract_uimm7_a32_11_s},\n-\n- /* UIMM7_9_S mask = 0000000001111111. */\n-#define UIMM7_9_S\t(UIMM7_A32_11R_S + 1)\n- {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_9_s, extract_uimm7_9_s},\n-\n- /* UIMM3_13_S mask = 0000000000000111. */\n-#define UIMM3_13_S\t (UIMM7_9_S + 1)\n- {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_13_s, extract_uimm3_13_s},\n-\n- /* Exactly like the above but used for relaxation. */\n-#define UIMM3_13R_S\t (UIMM3_13_S + 1)\n- {3, 0, -UIMM3_13R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL,\n- insert_uimm3_13_s, extract_uimm3_13_s},\n-\n- /* SIMM11_A32_7_S mask = 0000000111111111. */\n-#define SIMM11_A32_7_S\t (UIMM3_13R_S + 1)\n- {11, 0, BFD_RELOC_ARC_SDA16_LD2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE, insert_simm11_a32_7_s, extract_simm11_a32_7_s},\n-\n- /* UIMM6_13_S mask = 0000000002220111. */\n-#define UIMM6_13_S\t (SIMM11_A32_7_S + 1)\n- {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_13_s, extract_uimm6_13_s},\n- /* UIMM5_11_S mask = 0000000000011111. */\n-#define UIMM5_11_S\t (UIMM6_13_S + 1)\n- {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_IGNORE, insert_uimm5_11_s,\n- extract_uimm5_11_s},\n-\n- /* SIMM9_A16_8 mask = 00000000111111102000000000000000. */\n-#define SIMM9_A16_8\t (UIMM5_11_S + 1)\n- {9, 0, -SIMM9_A16_8, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_PCREL | ARC_OPERAND_TRUNCATE, insert_simm9_a16_8,\n- extract_simm9_a16_8},\n-\n- /* UIMM6_8 mask = 00000000000000000000111111000000.\t */\n-#define UIMM6_8\t (SIMM9_A16_8 + 1)\n- {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_8, extract_uimm6_8},\n-\n- /* SIMM21_A16_5 mask = 00000111111111102222222222000000. */\n-#define SIMM21_A16_5\t (UIMM6_8 + 1)\n- {21, 0, BFD_RELOC_ARC_S21H_PCREL, ARC_OPERAND_SIGNED\n- | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL,\n- insert_simm21_a16_5, extract_simm21_a16_5},\n-\n- /* SIMM25_A16_5 mask = 00000111111111102222222222003333. */\n-#define SIMM25_A16_5\t (SIMM21_A16_5 + 1)\n- {25, 0, BFD_RELOC_ARC_S25H_PCREL, ARC_OPERAND_SIGNED\n- | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL,\n- insert_simm25_a16_5, extract_simm25_a16_5},\n-\n- /* SIMM10_A16_7_S mask = 0000000111111111. */\n-#define SIMM10_A16_7_S\t (SIMM25_A16_5 + 1)\n- {10, 0, -SIMM10_A16_7_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm10_a16_7_s,\n- extract_simm10_a16_7_s},\n-\n-#define SIMM10_A16_7_Sbis (SIMM10_A16_7_S + 1)\n- {10, 0, -SIMM10_A16_7_Sbis, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE, insert_simm10_a16_7_s, extract_simm10_a16_7_s},\n-\n- /* SIMM7_A16_10_S mask = 0000000000111111. */\n-#define SIMM7_A16_10_S\t (SIMM10_A16_7_Sbis + 1)\n- {7, 0, -SIMM7_A16_10_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm7_a16_10_s,\n- extract_simm7_a16_10_s},\n-\n- /* SIMM21_A32_5 mask = 00000111111111002222222222000000. */\n-#define SIMM21_A32_5\t (SIMM7_A16_10_S + 1)\n- {21, 0, BFD_RELOC_ARC_S21W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm21_a32_5,\n- extract_simm21_a32_5},\n-\n- /* SIMM25_A32_5 mask = 00000111111111002222222222003333. */\n-#define SIMM25_A32_5\t (SIMM21_A32_5 + 1)\n- {25, 0, BFD_RELOC_ARC_S25W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm25_a32_5,\n- extract_simm25_a32_5},\n-\n- /* SIMM13_A32_5_S mask = 0000011111111111. */\n-#define SIMM13_A32_5_S\t (SIMM25_A32_5 + 1)\n- {13, 0, BFD_RELOC_ARC_S13_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a32_5_s,\n- extract_simm13_a32_5_s},\n-\n- /* SIMM8_A16_9_S mask = 0000000001111111. */\n-#define SIMM8_A16_9_S\t (SIMM13_A32_5_S + 1)\n- {8, 0, -SIMM8_A16_9_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm8_a16_9_s,\n- extract_simm8_a16_9_s},\n-\n-/* UIMM10_6_S_JLIOFF mask = 0000001111111111. */\n-#define UIMM10_6_S_JLIOFF (SIMM8_A16_9_S + 1)\n- {12, 0, BFD_RELOC_ARC_JLI_SECTOFF, ARC_OPERAND_UNSIGNED\n- | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE, insert_uimm10_6_s,\n- extract_uimm10_6_s},\n-\n- /* UIMM3_23 mask = 00000000000000000000000111000000. */\n-#define UIMM3_23 (UIMM10_6_S_JLIOFF + 1)\n- {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_23, extract_uimm3_23},\n-\n- /* UIMM10_6_S mask = 0000001111111111. */\n-#define UIMM10_6_S\t (UIMM3_23 + 1)\n- {10, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm10_6_s, extract_uimm10_6_s},\n-\n- /* UIMM6_11_S mask = 0000002200011110. */\n-#define UIMM6_11_S\t (UIMM10_6_S + 1)\n- {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_11_s, extract_uimm6_11_s},\n-\n- /* SIMM9_8 mask = 00000000111111112000000000000000.\t */\n-#define SIMM9_8\t (UIMM6_11_S + 1)\n- {9, 0, BFD_RELOC_ARC_SDA_LDST, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE,\n- insert_simm9_8, extract_simm9_8},\n-\n- /* The same as above but used by relaxation. */\n-#define SIMM9_8R (SIMM9_8 + 1)\n- {9, 0, -SIMM9_8R, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE\n- | ARC_OPERAND_PCREL, insert_simm9_8, extract_simm9_8},\n-\n- /* UIMM10_A32_8_S mask = 0000000011111111. */\n-#define UIMM10_A32_8_S\t (SIMM9_8R + 1)\n- {10, 0, -UIMM10_A32_8_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm10_a32_8_s,\n- extract_uimm10_a32_8_s},\n-\n- /* SIMM9_7_S mask = 0000000111111111. */\n-#define SIMM9_7_S\t(UIMM10_A32_8_S + 1)\n- {9, 0, BFD_RELOC_ARC_SDA16_LD, ARC_OPERAND_SIGNED, insert_simm9_7_s,\n- extract_simm9_7_s},\n-\n- /* UIMM6_A16_11_S mask = 0000000000011111. */\n-#define UIMM6_A16_11_S\t (SIMM9_7_S + 1)\n- {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm6_a16_11_s,\n- extract_uimm6_a16_11_s},\n-\n- /* UIMM5_A32_11_S mask = 0000020000011000. */\n-#define UIMM5_A32_11_S\t (UIMM6_A16_11_S + 1)\n- {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm5_a32_11_s,\n- extract_uimm5_a32_11_s},\n-\n- /* SIMM11_A32_13_S mask = 0000022222200111.\t */\n-#define SIMM11_A32_13_S\t (UIMM5_A32_11_S + 1)\n- {11, 0, BFD_RELOC_ARC_SDA16_ST2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32\n- | ARC_OPERAND_TRUNCATE, insert_simm11_a32_13_s, extract_simm11_a32_13_s},\n-\n- /* UIMM7_13_S mask = 0000000022220111. */\n-#define UIMM7_13_S\t (SIMM11_A32_13_S + 1)\n- {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_13_s, extract_uimm7_13_s},\n-\n- /* UIMM6_A16_21 mask = 00000000000000000000011111000000. */\n-#define UIMM6_A16_21\t (UIMM7_13_S + 1)\n- {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE, insert_uimm6_a16_21, extract_uimm6_a16_21},\n-\n- /* UIMM7_11_S mask = 0000022200011110. */\n-#define UIMM7_11_S\t (UIMM6_A16_21 + 1)\n- {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_11_s, extract_uimm7_11_s},\n-\n- /* UIMM7_A16_20 mask = 00000000000000000000111111000000. */\n-#define UIMM7_A16_20\t (UIMM7_11_S + 1)\n- {7, 0, -UIMM7_A16_20, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm7_a16_20,\n- extract_uimm7_a16_20},\n-\n- /* SIMM13_A16_20 mask = 00000000000000000000111111222222. */\n-#define SIMM13_A16_20\t (UIMM7_A16_20 + 1)\n- {13, 0, -SIMM13_A16_20, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16\n- | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a16_20,\n- extract_simm13_a16_20},\n-\n- /* UIMM8_8_S mask = 0000000011111111. */\n-#define UIMM8_8_S\t(SIMM13_A16_20 + 1)\n- {8, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm8_8_s, extract_uimm8_8_s},\n-\n- /* The same as above but used for relaxation. */\n-#define UIMM8_8R_S\t(UIMM8_8_S + 1)\n- {8, 0, -UIMM8_8R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL,\n- insert_uimm8_8_s, extract_uimm8_8_s},\n-\n- /* W6 mask = 00000000000000000000111111000000. */\n-#define W6\t (UIMM8_8R_S + 1)\n- {6, 0, 0, ARC_OPERAND_SIGNED, insert_w6, extract_w6},\n-\n- /* UIMM6_5_S mask = 0000011111100000. */\n-#define UIMM6_5_S\t(W6 + 1)\n- {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_5_s, extract_uimm6_5_s},\n-\n- /* ARC NPS400 Support: See comment near head of file. */\n-#define NPS_R_DST_3B\t(UIMM6_5_S + 1)\n- { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },\n-\n-#define NPS_R_SRC1_3B\t(NPS_R_DST_3B + 1)\n- { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },\n-\n-#define NPS_R_SRC2_3B\t(NPS_R_SRC1_3B + 1)\n- { 3, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_21_src2, extract_nps_3bit_reg_at_21_src2 },\n-\n-#define NPS_R_DST\t(NPS_R_SRC2_3B + 1)\n- { 6, 21, 0, ARC_OPERAND_IR, NULL, NULL },\n-\n-#define NPS_R_SRC1\t(NPS_R_DST + 1)\n- { 6, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL },\n-\n-#define NPS_BITOP_DST_POS\t(NPS_R_SRC1 + 1)\n- { 5, 5, 0, ARC_OPERAND_UNSIGNED, 0, 0 },\n-\n-#define NPS_BITOP_SRC_POS\t(NPS_BITOP_DST_POS + 1)\n- { 5, 0, 0, ARC_OPERAND_UNSIGNED, 0, 0 },\n-\n-#define NPS_BITOP_SIZE\t\t(NPS_BITOP_SRC_POS + 1)\n- { 5, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_bitop_size, extract_nps_bitop_size },\n-\n-#define NPS_BITOP_DST_POS_SZ (NPS_BITOP_SIZE + 1)\n- { 5, 0, 0, ARC_OPERAND_UNSIGNED,\n- insert_nps_dst_pos_and_size, extract_nps_dst_pos_and_size },\n-\n-#define NPS_BITOP_SIZE_2B\t(NPS_BITOP_DST_POS_SZ + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_bitop_size_2b, extract_nps_bitop_size_2b },\n-\n-#define NPS_BITOP_UIMM8\t\t(NPS_BITOP_SIZE_2B + 1)\n- { 8, 0, 0, ARC_OPERAND_UNSIGNED,\n- insert_nps_bitop_uimm8, extract_nps_bitop_uimm8 },\n-\n-#define NPS_UIMM16\t\t(NPS_BITOP_UIMM8 + 1)\n- { 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_SIMM16 (NPS_UIMM16 + 1)\n- { 16, 0, 0, ARC_OPERAND_SIGNED, NULL, NULL },\n-\n-#define NPS_RFLT_UIMM6\t\t(NPS_SIMM16 + 1)\n- { 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_rflt_uimm6, extract_nps_rflt_uimm6 },\n-\n-#define NPS_XLDST_UIMM16\t(NPS_RFLT_UIMM6 + 1)\n- { 16, 0, BFD_RELOC_ARC_NPS_CMEM16, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_cmem_uimm16, extract_nps_cmem_uimm16 },\n-\n-#define NPS_SRC2_POS (NPS_XLDST_UIMM16 + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_src2_pos, extract_nps_src2_pos },\n-\n-#define NPS_SRC1_POS (NPS_SRC2_POS + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_src1_pos, extract_nps_src1_pos },\n-\n-#define NPS_ADDB_SIZE (NPS_SRC1_POS + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_addb_size, extract_nps_addb_size },\n-\n-#define NPS_ANDB_SIZE (NPS_ADDB_SIZE + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_andb_size, extract_nps_andb_size },\n-\n-#define NPS_FXORB_SIZE (NPS_ANDB_SIZE + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_fxorb_size, extract_nps_fxorb_size },\n-\n-#define NPS_WXORB_SIZE (NPS_FXORB_SIZE + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_wxorb_size, extract_nps_wxorb_size },\n-\n-#define NPS_R_XLDST (NPS_WXORB_SIZE + 1)\n- { 6, 5, 0, ARC_OPERAND_IR, NULL, NULL },\n-\n-#define NPS_DIV_UIMM4 (NPS_R_XLDST + 1)\n- { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_QCMP_SIZE (NPS_DIV_UIMM4 + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_qcmp_size, extract_nps_qcmp_size },\n-\n-#define NPS_QCMP_M1 (NPS_QCMP_SIZE + 1)\n- { 1, 14, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m1 },\n-\n-#define NPS_QCMP_M2 (NPS_QCMP_M1 + 1)\n- { 1, 15, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m2 },\n-\n-#define NPS_QCMP_M3 (NPS_QCMP_M2 + 1)\n- { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m3 },\n-\n-#define NPS_CALC_ENTRY_SIZE\t(NPS_QCMP_M3 + 1)\n- { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_calc_entry_size, extract_nps_calc_entry_size },\n-\n-#define NPS_R_DST_3B_SHORT\t(NPS_CALC_ENTRY_SIZE + 1)\n- { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst },\n-\n-#define NPS_R_SRC1_3B_SHORT\t(NPS_R_DST_3B_SHORT + 1)\n- { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst },\n-\n-#define NPS_R_SRC2_3B_SHORT\t(NPS_R_SRC1_3B_SHORT + 1)\n- { 3, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_5_src2, extract_nps_3bit_reg_at_5_src2 },\n-\n-#define NPS_BITOP_SIZE2\t\t(NPS_R_SRC2_3B_SHORT + 1)\n- { 5, 25, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_bitop2_size, extract_nps_bitop2_size },\n-\n-#define NPS_BITOP_SIZE1\t\t(NPS_BITOP_SIZE2 + 1)\n- { 5, 20, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_bitop1_size, extract_nps_bitop1_size },\n-\n-#define NPS_BITOP_DST_POS3_POS4\t\t(NPS_BITOP_SIZE1 + 1)\n- { 5, 0, 0, ARC_OPERAND_UNSIGNED,\n- insert_nps_bitop_dst_pos3_pos4, extract_nps_bitop_dst_pos3_pos4 },\n-\n-#define NPS_BITOP_DST_POS4\t\t(NPS_BITOP_DST_POS3_POS4 + 1)\n- { 5, 42, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_DST_POS3\t\t(NPS_BITOP_DST_POS4 + 1)\n- { 5, 37, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_DST_POS2\t\t(NPS_BITOP_DST_POS3 + 1)\n- { 5, 15, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_DST_POS1\t\t(NPS_BITOP_DST_POS2 + 1)\n- { 5, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_SRC_POS4\t\t(NPS_BITOP_DST_POS1 + 1)\n- { 5, 32, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_SRC_POS3\t\t(NPS_BITOP_SRC_POS4 + 1)\n- { 5, 20, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_SRC_POS2\t\t(NPS_BITOP_SRC_POS3 + 1)\n- { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_SRC_POS1\t\t(NPS_BITOP_SRC_POS2 + 1)\n- { 5, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_MOD4\t\t\t(NPS_BITOP_SRC_POS1 + 1)\n- { 2, 0, 0, ARC_OPERAND_UNSIGNED,\n- insert_nps_bitop_mod4, extract_nps_bitop_mod4 },\n-\n-#define NPS_BITOP_MOD3\t\t(NPS_BITOP_MOD4 + 1)\n- { 2, 29, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_MOD2\t\t(NPS_BITOP_MOD3 + 1)\n- { 2, 27, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_MOD1\t\t(NPS_BITOP_MOD2 + 1)\n- { 2, 25, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BITOP_INS_EXT\t(NPS_BITOP_MOD1 + 1)\n- { 5, 20, 0, ARC_OPERAND_UNSIGNED,\n- insert_nps_bitop_ins_ext, extract_nps_bitop_ins_ext },\n-\n-#define NPS_FIELD_START_POS (NPS_BITOP_INS_EXT + 1)\n- { 3, 3, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_FIELD_SIZE (NPS_FIELD_START_POS + 1)\n- { 3, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_field_size, extract_nps_field_size },\n-\n-#define NPS_SHIFT_FACTOR (NPS_FIELD_SIZE + 1)\n- { 3, 9, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_shift_factor, extract_nps_shift_factor },\n-\n-#define NPS_BITS_TO_SCRAMBLE (NPS_SHIFT_FACTOR + 1)\n- { 3, 12, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_bits_to_scramble, extract_nps_bits_to_scramble },\n-\n-#define NPS_SRC2_POS_5B (NPS_BITS_TO_SCRAMBLE + 1)\n- { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BDLEN_MAX_LEN (NPS_SRC2_POS_5B + 1)\n- { 8, 5, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_bdlen_max_len, extract_nps_bdlen_max_len },\n-\n-#define NPS_MIN_HOFS (NPS_BDLEN_MAX_LEN + 1)\n- { 4, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_min_hofs, extract_nps_min_hofs },\n-\n-#define NPS_PSBC (NPS_MIN_HOFS + 1)\n- { 1, 11, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_DPI_DST (NPS_PSBC + 1)\n- { 5, 11, 0, ARC_OPERAND_IR, NULL, NULL },\n-\n- /* NPS_DPI_SRC1_3B is similar to NPS_R_SRC1_3B\n- but doesn't duplicate an operand. */\n-#define NPS_DPI_SRC1_3B (NPS_DPI_DST + 1)\n- { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },\n-\n-#define NPS_HASH_WIDTH (NPS_DPI_SRC1_3B + 1)\n- { 5, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_hash_width, extract_nps_hash_width },\n-\n-#define NPS_HASH_PERM (NPS_HASH_WIDTH + 1)\n- { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_HASH_NONLINEAR (NPS_HASH_PERM + 1)\n- { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_HASH_BASEMAT (NPS_HASH_NONLINEAR + 1)\n- { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_HASH_LEN (NPS_HASH_BASEMAT + 1)\n- { 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_hash_len, extract_nps_hash_len },\n-\n-#define NPS_HASH_OFS (NPS_HASH_LEN + 1)\n- { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_HASH_BASEMAT2 (NPS_HASH_OFS + 1)\n- { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_E4BY_INDEX0 (NPS_HASH_BASEMAT2 + 1)\n- { 3, 8, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_E4BY_INDEX1 (NPS_E4BY_INDEX0 + 1)\n- { 3, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_E4BY_INDEX2 (NPS_E4BY_INDEX1 + 1)\n- { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_E4BY_INDEX3 (NPS_E4BY_INDEX2 + 1)\n- { 2, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_index3, extract_nps_index3 },\n-\n-#define COLON (NPS_E4BY_INDEX3 + 1)\n- { 0, 0, 0, ARC_OPERAND_COLON | ARC_OPERAND_FAKE, NULL, NULL },\n-\n-#define NPS_BD (COLON + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_bd, extract_nps_bd },\n-\n-#define NPS_JID (NPS_BD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_jid, extract_nps_jid },\n-\n-#define NPS_LBD (NPS_JID + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_lbd, extract_nps_lbd },\n-\n-#define NPS_MBD (NPS_LBD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_mbd, extract_nps_mbd },\n-\n-#define NPS_SD (NPS_MBD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_sd, extract_nps_sd },\n-\n-#define NPS_SM (NPS_SD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_sm, extract_nps_sm },\n-\n-#define NPS_XA (NPS_SM + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_xa, extract_nps_xa },\n-\n-#define NPS_XD (NPS_XA + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_xd, extract_nps_xd },\n-\n-#define NPS_CD (NPS_XD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_cd, extract_nps_cd },\n-\n-#define NPS_CBD (NPS_CD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_cbd, extract_nps_cbd },\n-\n-#define NPS_CJID (NPS_CBD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_cjid, extract_nps_cjid },\n-\n-#define NPS_CLBD (NPS_CJID + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_clbd, extract_nps_clbd },\n-\n-#define NPS_CM (NPS_CLBD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_cm, extract_nps_cm },\n-\n-#define NPS_CSD (NPS_CM + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_csd, extract_nps_csd },\n-\n-#define NPS_CXA (NPS_CSD + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_cxa, extract_nps_cxa },\n-\n-#define NPS_CXD (NPS_CXA + 1)\n- { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,\n- insert_nps_cxd, extract_nps_cxd },\n-\n-#define NPS_BD_TYPE (NPS_CXD + 1)\n- { 1, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_BMU_NUM (NPS_BD_TYPE + 1)\n- { 3, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_bd_num_buff, extract_nps_bd_num_buff },\n-\n-#define NPS_PMU_NXT_DST (NPS_BMU_NUM + 1)\n- { 4, 6, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_WHASH_SIZE (NPS_PMU_NXT_DST + 1)\n- { 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_size_16bit, extract_nps_size_16bit },\n-\n-#define NPS_PMU_NUM_JOB (NPS_WHASH_SIZE + 1)\n- { 2, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_pmu_num_job, extract_nps_pmu_num_job },\n-\n-#define NPS_DMA_IMM_ENTRY (NPS_PMU_NUM_JOB + 1)\n- { 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_imm_entry, extract_nps_imm_entry },\n-\n-#define NPS_DMA_IMM_OFFSET (NPS_DMA_IMM_ENTRY + 1)\n- { 4, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_imm_offset, extract_nps_imm_offset },\n-\n-#define NPS_MISC_IMM_SIZE (NPS_DMA_IMM_OFFSET + 1)\n- { 7, 0, 0, ARC_OPERAND_UNSIGNED , NULL, NULL },\n-\n-#define NPS_MISC_IMM_OFFSET (NPS_MISC_IMM_SIZE + 1)\n- { 5, 8, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_misc_imm_offset, extract_nps_misc_imm_offset },\n-\n-#define NPS_R_DST_3B_48\t(NPS_MISC_IMM_OFFSET + 1)\n- { 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst },\n-\n-#define NPS_R_SRC1_3B_48\t(NPS_R_DST_3B_48 + 1)\n- { 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst },\n-\n-#define NPS_R_SRC2_3B_48\t(NPS_R_SRC1_3B_48 + 1)\n- { 3, 37, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_37_src2, extract_nps_3bit_reg_at_37_src2 },\n-\n-#define NPS_R_DST_3B_64\t\t(NPS_R_SRC2_3B_48 + 1)\n- { 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst },\n-\n-#define NPS_R_SRC1_3B_64\t(NPS_R_DST_3B_64 + 1)\n- { 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst },\n-\n-#define NPS_R_SRC2_3B_64\t(NPS_R_SRC1_3B_64 + 1)\n- { 3, 53, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_3bit_reg_at_53_src2, extract_nps_3bit_reg_at_53_src2 },\n-\n-#define NPS_RA_64 (NPS_R_SRC2_3B_64 + 1)\n- { 6, 53, 0, ARC_OPERAND_IR, NULL, NULL },\n-\n-#define NPS_RB_64 (NPS_RA_64 + 1)\n- { 5, 48, 0, ARC_OPERAND_IR, NULL, NULL },\n-\n-#define NPS_RBdup_64 (NPS_RB_64 + 1)\n- { 5, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL },\n-\n-#define NPS_RBdouble_64 (NPS_RBdup_64 + 1)\n- { 10, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,\n- insert_nps_rbdouble_64, extract_nps_rbdouble_64 },\n-\n-#define NPS_RC_64 (NPS_RBdouble_64 + 1)\n- { 5, 43, 0, ARC_OPERAND_IR, NULL, NULL },\n-\n-#define NPS_UIMM16_0_64 (NPS_RC_64 + 1)\n- { 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },\n-\n-#define NPS_PROTO_SIZE (NPS_UIMM16_0_64 + 1)\n- { 6, 16, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,\n- insert_nps_proto_size, extract_nps_proto_size }\n-};\n-const unsigned arc_num_operands = ARRAY_SIZE (arc_operands);\n-\n-const unsigned arc_Toperand = FKT_T;\n-const unsigned arc_NToperand = FKT_NT;\n-\n-const unsigned char arg_none[]\t\t = { 0 };\n-const unsigned char arg_32bit_rarbrc[]\t = { RA, RB, RC };\n-const unsigned char arg_32bit_zarbrc[]\t = { ZA, RB, RC };\n-const unsigned char arg_32bit_rbrbrc[]\t = { RB, RBdup, RC };\n-const unsigned char arg_32bit_rarbu6[]\t = { RA, RB, UIMM6_20 };\n-const unsigned char arg_32bit_zarbu6[]\t = { ZA, RB, UIMM6_20 };\n-const unsigned char arg_32bit_rbrbu6[]\t = { RB, RBdup, UIMM6_20 };\n-const unsigned char arg_32bit_rbrbs12[]\t = { RB, RBdup, SIMM12_20 };\n-const unsigned char arg_32bit_ralimmrc[] = { RA, LIMM, RC };\n-const unsigned char arg_32bit_rarblimm[] = { RA, RB, LIMM };\n-const unsigned char arg_32bit_zalimmrc[] = { ZA, LIMM, RC };\n-const unsigned char arg_32bit_zarblimm[] = { ZA, RB, LIMM };\n-\n-const unsigned char arg_32bit_rbrblimm[] = { RB, RBdup, LIMM };\n-const unsigned char arg_32bit_ralimmu6[] = { RA, LIMM, UIMM6_20 };\n-const unsigned char arg_32bit_zalimmu6[] = { ZA, LIMM, UIMM6_20 };\n-\n-const unsigned char arg_32bit_zalimms12[] = { ZA, LIMM, SIMM12_20 };\n-const unsigned char arg_32bit_ralimmlimm[] = { RA, LIMM, LIMMdup };\n-const unsigned char arg_32bit_zalimmlimm[] = { ZA, LIMM, LIMMdup };\n-\n-const unsigned char arg_32bit_rbrc[] = { RB, RC };\n-const unsigned char arg_32bit_zarc[] = { ZA, RC };\n-const unsigned char arg_32bit_rbu6[] = { RB, UIMM6_20 };\n-const unsigned char arg_32bit_zau6[] = { ZA, UIMM6_20 };\n-const unsigned char arg_32bit_rblimm[] = { RB, LIMM };\n-const unsigned char arg_32bit_zalimm[] = { ZA, LIMM };\n-\n-const unsigned char arg_32bit_limmrc[] = { LIMM, RC };\n-const unsigned char arg_32bit_limmu6[] = { LIMM, UIMM6_20 };\n-const unsigned char arg_32bit_limms12[] = { LIMM, SIMM12_20 };\n-const unsigned char arg_32bit_limmlimm[] = { LIMM, LIMMdup };\n-\n-const unsigned char arg_32bit_rc[] = { RC };\n-const unsigned char arg_32bit_u6[] = { UIMM6_20 };\n-const unsigned char arg_32bit_limm[] = { LIMM };\n+#include \"arcxx-opc.inc\"\n+\n+/* Common combinations of FLAGS. */\n+#define FLAGS_NONE { 0 }\n+#define FLAGS_F { C_F }\n+#define FLAGS_CC { C_CC }\n+#define FLAGS_CCF { C_CC, C_F }\n+\n+/* Common combination of arguments. */\n+#define ARG_NONE\t\t{ 0 }\n+#define ARG_32BIT_RARBRC\t{ RA, RB, RC }\n+#define ARG_32BIT_ZARBRC\t{ ZA, RB, RC }\n+#define ARG_32BIT_RBRBRC\t{ RB, RBdup, RC }\n+#define ARG_32BIT_RARBU6\t{ RA, RB, UIMM6_20 }\n+#define ARG_32BIT_ZARBU6\t{ ZA, RB, UIMM6_20 }\n+#define ARG_32BIT_RBRBU6\t{ RB, RBdup, UIMM6_20 }\n+#define ARG_32BIT_RBRBS12\t{ RB, RBdup, SIMM12_20 }\n+#define ARG_32BIT_RALIMMRC\t{ RA, LIMM, RC }\n+#define ARG_32BIT_RARBLIMM\t{ RA, RB, LIMM }\n+#define ARG_32BIT_ZALIMMRC\t{ ZA, LIMM, RC }\n+#define ARG_32BIT_ZARBLIMM\t{ ZA, RB, LIMM }\n+\n+#define ARG_32BIT_RBRBLIMM\t{ RB, RBdup, LIMM }\n+#define ARG_32BIT_RALIMMU6\t{ RA, LIMM, UIMM6_20 }\n+#define ARG_32BIT_ZALIMMU6\t{ ZA, LIMM, UIMM6_20 }\n+\n+#define ARG_32BIT_ZALIMMS12\t{ ZA, LIMM, SIMM12_20 }\n+#define ARG_32BIT_RALIMMLIMM\t{ RA, LIMM, LIMMdup }\n+#define ARG_32BIT_ZALIMMLIMM\t{ ZA, LIMM, LIMMdup }\n+\n+#define ARG_32BIT_RBRC { RB, RC }\n+#define ARG_32BIT_ZARC { ZA, RC }\n+#define ARG_32BIT_RBU6 { RB, UIMM6_20 }\n+#define ARG_32BIT_ZAU6 { ZA, UIMM6_20 }\n+#define ARG_32BIT_RBLIMM { RB, LIMM }\n+#define ARG_32BIT_ZALIMM { ZA, LIMM }\n+\n+/* Macro to generate 2 operand extension instruction. */\n+#define EXTINSN2OPF(NAME, CPU, CLASS, SCLASS, MOP, SOP, FL)\t \\\n+ { NAME, INSN2OP_BC (MOP,SOP), MINSN2OP_BC, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_RBRC, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_0C (MOP,SOP), MINSN2OP_0C, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_ZARC, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_BU (MOP,SOP), MINSN2OP_BU, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_RBU6, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_0U (MOP,SOP), MINSN2OP_0U, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_ZAU6, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_BL (MOP,SOP), MINSN2OP_BL, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_RBLIMM, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_0L (MOP,SOP), MINSN2OP_0L, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_ZALIMM, FL },\n+\n+#define EXTINSN2OP(NAME, CPU, CLASS, SCLASS, MOP, SOP)\t\t \\\n+ EXTINSN2OPF (NAME, CPU, CLASS, SCLASS, MOP, SOP, FLAGS_F)\n+\n+/* Macro to generate 3 operand extesion instruction. */\n+#define EXTINSN3OP(NAME, CPU, CLASS, SCLASS, MOP, SOP)\t\t\t\\\n+ { NAME, INSN3OP_ABC (MOP,SOP), MINSN3OP_ABC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBRC, FLAGS_F },\t\t\t\t\t\\\n+ { NAME, INSN3OP_0BC (MOP,SOP), MINSN3OP_0BC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBC (MOP,SOP), MINSN3OP_CBBC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBRC, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_ABU (MOP,SOP), MINSN3OP_ABU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0BU (MOP,SOP), MINSN3OP_0BU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBU (MOP,SOP), MINSN3OP_CBBU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBU6, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_BBS (MOP,SOP), MINSN3OP_BBS, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBS12, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ALC (MOP,SOP), MINSN3OP_ALC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ABL (MOP,SOP), MINSN3OP_ABL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0LC (MOP,SOP), MINSN3OP_0LC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0BL (MOP,SOP), MINSN3OP_0BL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_C0LC (MOP,SOP), MINSN3OP_C0LC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMRC, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBL (MOP,SOP), MINSN3OP_CBBL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBLIMM, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_ALU (MOP,SOP), MINSN3OP_ALU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0LU (MOP,SOP), MINSN3OP_0LU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_C0LU (MOP,SOP), MINSN3OP_C0LU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMU6, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_0LS (MOP,SOP), MINSN3OP_0LS, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMS12, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ALL (MOP,SOP), MINSN3OP_ALL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0LL (MOP,SOP), MINSN3OP_0LL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_C0LL (MOP,SOP), MINSN3OP_C0LL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMLIMM, FLAGS_CCF },\n \n /* The opcode table.\n \n@@ -2644,307 +152,19 @@ const unsigned char arg_32bit_limm[] = { LIMM };\n mnemonic, so we end up with two groups for the sync instruction, the\n first within the core arc instruction table, and the second within the\n nps extension instructions. */\n+\n const struct arc_opcode arc_opcodes[] =\n {\n #include \"arc-tbl.h\"\n #include \"arc-nps400-tbl.h\"\n-#include \"arc-ext-tbl.h\"\n-\n- { NULL, 0, 0, 0, 0, 0, { 0 }, { 0 } }\n-};\n-\n-/* List with special cases instructions and the applicable flags. */\n-const struct arc_flag_special arc_flag_special_cases[] =\n-{\n- { \"b\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n-\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n-\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n-\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NJ, F_NM,\n-\t F_NO_T, F_NULL } },\n- { \"bl\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n-\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n-\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n-\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },\n- { \"br\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n-\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n-\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n-\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },\n- { \"j\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n-\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n-\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n-\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },\n- { \"jl\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n-\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n-\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n-\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },\n- { \"lp\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n-\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n-\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n-\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },\n- { \"set\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n-\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n-\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n-\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },\n- { \"ld\", { F_SIZEB17, F_SIZEW17, F_H17, F_NULL } },\n- { \"st\", { F_SIZEB1, F_SIZEW1, F_H1, F_NULL } }\n-};\n-\n-const unsigned arc_num_flag_special = ARRAY_SIZE (arc_flag_special_cases);\n-\n-/* Relocations. */\n-const struct arc_reloc_equiv_tab arc_reloc_equiv[] =\n-{\n- { \"sda\", \"ld\", { F_ASFAKE, F_H1, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n- { \"sda\", \"st\", { F_ASFAKE, F_H1, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n- { \"sda\", \"ld\", { F_ASFAKE, F_SIZEW7, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n- { \"sda\", \"st\", { F_ASFAKE, F_SIZEW7, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n-\n- /* Next two entries will cover the undefined behavior ldb/stb with\n- address scaling. */\n- { \"sda\", \"ld\", { F_ASFAKE, F_SIZEB7, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },\n- { \"sda\", \"st\", { F_ASFAKE, F_SIZEB7, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST},\n-\n- { \"sda\", \"ld\", { F_ASFAKE, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },\n- { \"sda\", \"st\", { F_ASFAKE, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},\n- { \"sda\", \"ldd\", { F_ASFAKE, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },\n- { \"sda\", \"std\", { F_ASFAKE, F_NULL },\n- BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},\n-\n- /* Short instructions. */\n- { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD, BFD_RELOC_ARC_SDA16_LD },\n- { \"sda\", 0, { F_NULL }, -SIMM10_A16_7_Sbis, BFD_RELOC_ARC_SDA16_LD1 },\n- { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD2, BFD_RELOC_ARC_SDA16_LD2 },\n- { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_ST2, BFD_RELOC_ARC_SDA16_ST2 },\n-\n- { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_SDA32_ME },\n- { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },\n-\n- { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S25H_PCREL,\n- BFD_RELOC_ARC_S25H_PCREL_PLT },\n- { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S21H_PCREL,\n- BFD_RELOC_ARC_S21H_PCREL_PLT },\n- { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S25W_PCREL,\n- BFD_RELOC_ARC_S25W_PCREL_PLT },\n- { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S21W_PCREL,\n- BFD_RELOC_ARC_S21W_PCREL_PLT },\n-\n- { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_PLT32 }\n-};\n-\n-const unsigned arc_num_equiv_tab = ARRAY_SIZE (arc_reloc_equiv);\n-\n-const struct arc_pseudo_insn arc_pseudo_insns[] =\n-{\n- { \"push\", \"st\", \".aw\", 5, { { RC, 0, 0, 0 }, { BRAKET, 1, 0, 1 },\n-\t\t\t { RB, 1, 28, 2 }, { SIMM9_8, 1, -4, 3 },\n-\t\t\t { BRAKETdup, 1, 0, 4} } },\n- { \"pop\", \"ld\", \".ab\", 5, { { RA, 0, 0, 0 }, { BRAKET, 1, 0, 1 },\n-\t\t\t { RB, 1, 28, 2 }, { SIMM9_8, 1, 4, 3 },\n-\t\t\t { BRAKETdup, 1, 0, 4} } },\n-\n- { \"brgt\", \"brlt\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brgt\", \"brge\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brgt\", \"brlt\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brgt\", \"brlt\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brgt\", \"brge\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n-\n- { \"brhi\", \"brlo\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brhi\", \"brhs\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brhi\", \"brlo\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brhi\", \"brlo\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brhi\", \"brhs\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n-\n- { \"brle\", \"brge\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brle\", \"brlt\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brle\", \"brge\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brle\", \"brge\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brle\", \"brlt\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n-\n- { \"brls\", \"brhs\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brls\", \"brlo\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brls\", \"brhs\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brls\", \"brhs\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n- { \"brls\", \"brlo\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n-\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n-};\n-\n-const unsigned arc_num_pseudo_insn =\n- sizeof (arc_pseudo_insns) / sizeof (*arc_pseudo_insns);\n-\n-const struct arc_aux_reg arc_aux_regs[] =\n-{\n-#undef DEF\n-#define DEF(ADDR, CPU, SUBCLASS, NAME)\t\t\\\n- { ADDR, CPU, SUBCLASS, #NAME, sizeof (#NAME)-1 },\n-\n-#include \"arc-regs.h\"\n \n-#undef DEF\n-};\n-\n-const unsigned arc_num_aux_regs = ARRAY_SIZE (arc_aux_regs);\n-\n-/* NOTE: The order of this array MUST be consistent with 'enum\n- arc_rlx_types' located in tc-arc.h! */\n-const struct arc_opcode arc_relax_opcodes[] =\n-{\n- { NULL, 0x0, 0x0, 0x0, ARITH, NONE, { UNUSED }, { 0 } },\n-\n- /* bl_s s13 11111sssssssssss. */\n- { \"bl_s\", 0x0000F800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n- { SIMM13_A32_5_S }, { 0 }},\n-\n- /* bl<.d> s25 00001sssssssss10SSSSSSSSSSNRtttt. */\n- { \"bl\", 0x08020000, 0xF8030000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n- { SIMM25_A32_5 }, { C_D }},\n-\n- /* b_s s10 1111000sssssssss. */\n- { \"b_s\", 0x0000F000, 0x0000FE00, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n- { SIMM10_A16_7_S }, { 0 }},\n-\n- /* b<.d> s25 00000ssssssssss1SSSSSSSSSSNRtttt. */\n- { \"b\", 0x00010000, 0xF8010000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n- { SIMM25_A16_5 }, { C_D }},\n-\n- /* add_s c,b,u3 01101bbbccc00uuu. */\n- { \"add_s\", 0x00006800, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RC_S, RB_S, UIMM3_13R_S }, { 0 }},\n-\n- /* add<.f> a,b,u6 00100bbb01000000FBBBuuuuuuAAAAAA. */\n- { \"add\", 0x20400000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RA, RB, UIMM6_20R }, { C_F }},\n-\n- /* add<.f> a,b,limm 00100bbb00000000FBBB111110AAAAAA. */\n- { \"add\", 0x20000F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RA, RB, LIMM }, { C_F }},\n-\n- /* ld_s c,b,u7 10000bbbcccuuuuu. */\n- { \"ld_s\", 0x00008000, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RC_S, BRAKET, RB_S, UIMM7_A32_11R_S, BRAKETdup }, { 0 }},\n-\n- /* ld<.di><.aa><.x> a,b,s9\n- 00010bbbssssssssSBBBDaaZZXAAAAAA. */\n- { \"ld\", 0x10000000, 0xF8000000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RA, BRAKET, RB, SIMM9_8R, BRAKETdup },\n- { C_ZZ23, C_DI20, C_AA21, C_X25 }},\n-\n- /* ld<.di><.aa><.x> a,b,limm 00100bbbaa110ZZXDBBB111110AAAAAA. */\n- { \"ld\", 0x20300F80, 0xF8380FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RA, BRAKET, RB, LIMM, BRAKETdup },\n- { C_ZZ13, C_DI16, C_AA8, C_X15 }},\n-\n- /* mov_s b,u8 11011bbbuuuuuuuu. */\n- { \"mov_s\", 0x0000D800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RB_S, UIMM8_8R_S }, { 0 }},\n-\n- /* mov<.f> b,s12 00100bbb10001010FBBBssssssSSSSSS. */\n- { \"mov\", 0x208A0000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RB, SIMM12_20R }, { C_F }},\n+ /* Extension instruction declarations. */\n+ EXTINSN2OP (\"dsp_fp_flt2i\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE1, 7, 43)\n+ EXTINSN2OP (\"dsp_fp_i2flt\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE1, 7, 44)\n+ EXTINSN2OP (\"dsp_fp_sqrt\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE2, 7, 45)\n \n- /* mov<.f> b,limm 00100bbb00001010FBBB111110RRRRRR. */\n- { \"mov\", 0x200A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RB, LIMM }, { C_F }},\n+ EXTINSN3OP (\"dsp_fp_div\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE2, 7, 42)\n+ EXTINSN3OP (\"dsp_fp_cmp\", ARC_OPCODE_ARCv2EM, FLOAT, QUARKSE1, 7, 43)\n \n- /* sub_s c,b,u3 01101bbbccc01uuu. */\n- { \"sub_s\", 0x00006808, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RC_S, RB_S, UIMM3_13R_S }, { 0 }},\n-\n- /* sub<.f> a,b,u6 00100bbb01000010FBBBuuuuuuAAAAAA. */\n- { \"sub\", 0x20420000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RA, RB, UIMM6_20R }, { C_F }},\n-\n- /* sub<.f> a,b,limm 00100bbb00000010FBBB111110AAAAAA. */\n- { \"sub\", 0x20020F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RA, RB, LIMM }, { C_F }},\n-\n- /* mpy<.f> a,b,u6 00100bbb01011010FBBBuuuuuuAAAAAA. */\n- { \"mpy\", 0x205A0000, 0xF8FF0000, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM\n- | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, UIMM6_20R }, { C_F }},\n-\n- /* mpy<.f> a,b,limm 00100bbb00011010FBBB111110AAAAAA. */\n- { \"mpy\", 0x201A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM\n- | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, LIMM }, { C_F }},\n-\n- /* mov<.f><.cc> b,u6 00100bbb11001010FBBBuuuuuu1QQQQQ. */\n- { \"mov\", 0x20CA0020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RB, UIMM6_20R }, { C_F, C_CC }},\n-\n- /* mov<.f><.cc> b,limm 00100bbb11001010FBBB1111100QQQQQ. */\n- { \"mov\", 0x20CA0F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n- { RB, LIMM }, { C_F, C_CC }},\n-\n- /* add<.f><.cc> b,b,u6 00100bbb11000000FBBBuuuuuu1QQQQQ. */\n- { \"add\", 0x20C00020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RB, RBdup, UIMM6_20R }, { C_F, C_CC }},\n-\n- /* add<.f><.cc> b,b,limm 00100bbb11000000FBBB1111100QQQQQ. */\n- { \"add\", 0x20C00F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n- | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n- { RB, RBdup, LIMM }, { C_F, C_CC }}\n+ { NULL, 0, 0, 0, 0, 0, { 0 }, { 0 } }\n };\n-\n-const unsigned arc_num_relax_opcodes = ARRAY_SIZE (arc_relax_opcodes);\n-\n-/* Return length of an opcode in bytes. */\n-\n-int\n-arc_opcode_len (const struct arc_opcode *opcode)\n-{\n- if (opcode->mask < 0x10000ull)\n- return 2;\n-\n- if (opcode->mask < 0x100000000ull)\n- return 4;\n-\n- if (opcode->mask < 0x1000000000000ull)\n- return 6;\n-\n- return 8;\n-}\ndiff --git a/opcodes/arc-operands.def b/opcodes/arc-operands.def\nnew file mode 100644\nindex 00000000000..b7aae00e5d8\n--- /dev/null\n+++ b/opcodes/arc-operands.def\n@@ -0,0 +1,502 @@\n+/* ARC operands defintions.\n+ Copyright (C) 2023 Free Software Foundation, Inc.\n+\n+ Contributed by Claudiu Zissulescu (claziss@synopsys.com)\n+ Refactored by Cupertino Miranda (cmiranda@synopsys.com)\n+\n+ This file is part of libopcodes.\n+\n+ This library is free software; you can redistribute it and/or modify\n+ it under the terms of the GNU General Public License as published by\n+ the Free Software Foundation; either version 3, or (at your option)\n+ any later version.\n+\n+ It is distributed in the hope that it will be useful, but WITHOUT\n+ ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n+ or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public\n+ License for more details.\n+\n+ You should have received a copy of the GNU General Public License\n+ along with this program; if not, write to the Free Software Foundation,\n+ Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */\n+\n+\n+/* \n+ * ARC_OPERAND(NAME, BITS, SHIFT, RELO, FLAGS, FUN)\n+ *\n+ * BITS => The number of bits in the operand.\n+ * SHIFT => How far the operand is left shifted in the instruction.\n+ * RELO => The default relocation type for this operand.\n+ * FLAGS => One bit syntax flags.\n+ * FUN => Insertion function. This is used by the assembler.\n+*/\n+\n+ARC_OPERAND(IGNORED, 0, 0, 0, ARC_OPERAND_IGNORE | ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, 0, 0)\n+\n+/* The plain integer register fields. Used by 32 bit instructions. */\n+ARC_OPERAND(RA, 6, 0, 0, ARC_OPERAND_IR, 0, 0)\n+ARC_OPERAND(RA_CHK, 6, 0, 0, ARC_OPERAND_IR, insert_ra_chk, 0)\n+ARC_OPERAND(RB, 6, 12, 0, ARC_OPERAND_IR, insert_rb, extract_rb)\n+ARC_OPERAND(RB_CHK, 6, 12, 0, ARC_OPERAND_IR, insert_rb_chk, extract_rb)\n+ARC_OPERAND(RBB_S, 6, 12, 0, ARC_OPERAND_IR, insert_rbb, extract_rbb)\n+ARC_OPERAND(RC, 6, 6, 0, ARC_OPERAND_IR, 0, 0)\n+ARC_OPERAND(RC_CHK, 6, 6, 0, ARC_OPERAND_IR, 0, 0)\n+ARC_OPERAND(RBdup, 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rb, extract_rb)\n+\n+ARC_OPERAND(RAD, 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0)\n+ARC_OPERAND(RAD_CHK, 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0)\n+ARC_OPERAND(RCD, 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rcd, 0)\n+ARC_OPERAND(RBD, 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rbd, extract_rb)\n+ARC_OPERAND(RBDdup, 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_TRUNCATE, insert_rbd, extract_rb)\n+\n+/* The plain integer register fields. Used by short instructions. */\n+ARC_OPERAND(RA16, 4, 0, 0, ARC_OPERAND_IR, insert_ras, extract_ras)\n+ARC_OPERAND(RA_S, 4, 0, 0, ARC_OPERAND_IR, insert_ras, extract_ras)\n+ARC_OPERAND(RB16, 4, 8, 0, ARC_OPERAND_IR, insert_rbs, extract_rbs)\n+ARC_OPERAND(RB_S, 4, 8, 0, ARC_OPERAND_IR, insert_rbs, extract_rbs)\n+ARC_OPERAND(RB16dup, 4, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rbs, extract_rbs)\n+ARC_OPERAND(RB_Sdup, 4, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rbs, extract_rbs)\n+ARC_OPERAND(RC16, 4, 5, 0, ARC_OPERAND_IR, insert_rcs, extract_rcs)\n+ARC_OPERAND(RC_S, 4, 5, 0, ARC_OPERAND_IR, insert_rcs, extract_rcs)\n+\n+/* 6bit register field 'h' used\tby V1 cpus. */\n+ARC_OPERAND(R6H, 6, 5, 0, ARC_OPERAND_IR, insert_rhv1, extract_rhv1)\n+/* 5bit register field 'h' used\tby V2 cpus. */\n+ARC_OPERAND(R5H, 5, 5, 0, ARC_OPERAND_IR, insert_rhv2, extract_rhv2)\n+ARC_OPERAND(RH_S, 5, 5, 0, ARC_OPERAND_IR, insert_rhv2, extract_rhv2)\n+ARC_OPERAND(R5Hdup, 5, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rhv2, extract_rhv2)\n+ARC_OPERAND(RH_Sdup, 5, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rhv2, extract_rhv2)\n+\n+ARC_OPERAND(RG, 5, 5, 0, ARC_OPERAND_IR, insert_g_s, extract_g_s)\n+ARC_OPERAND(G_S, 5, 5, 0, ARC_OPERAND_IR, insert_g_s, extract_g_s)\n+\n+/* Fix registers. */\n+ARC_OPERAND(R0, 0, 0, 0, ARC_OPERAND_IR, insert_r0, extract_r0)\n+ARC_OPERAND(R0_S, 0, 0, 0, ARC_OPERAND_IR, insert_r0, extract_r0)\n+ARC_OPERAND(R1, 1, 0, 0, ARC_OPERAND_IR, insert_r1, extract_r1)\n+ARC_OPERAND(R1_S, 1, 0, 0, ARC_OPERAND_IR, insert_r1, extract_r1)\n+ARC_OPERAND(R2, 2, 0, 0, ARC_OPERAND_IR, insert_r2, extract_r2)\n+ARC_OPERAND(R2_S, 2, 0, 0, ARC_OPERAND_IR, insert_r2, extract_r2)\n+ARC_OPERAND(R3, 2, 0, 0, ARC_OPERAND_IR, insert_r3, extract_r3)\n+ARC_OPERAND(R3_S, 2, 0, 0, ARC_OPERAND_IR, insert_r3, extract_r3)\n+ARC_OPERAND(RSP, 5, 0, 0, ARC_OPERAND_IR, insert_sp, extract_sp)\n+ARC_OPERAND(SP_S, 5, 0, 0, ARC_OPERAND_IR, insert_sp, extract_sp)\n+ARC_OPERAND(SPdup, 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_sp, extract_sp)\n+ARC_OPERAND(SP_Sdup, 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_sp, extract_sp)\n+ARC_OPERAND(GP, 5, 0, 0, ARC_OPERAND_IR, insert_gp, extract_gp)\n+ARC_OPERAND(GP_S, 5, 0, 0, ARC_OPERAND_IR, insert_gp, extract_gp)\n+\n+ARC_OPERAND(PCL_S, 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_pcl, extract_pcl)\n+\n+ARC_OPERAND(BLINK, 5, 0, 0, ARC_OPERAND_IR, insert_blink, extract_blink)\n+ARC_OPERAND(BLINK_S, 5, 0, 0, ARC_OPERAND_IR, insert_blink, extract_blink)\n+\n+ARC_OPERAND(ILINK1, 5, 0, 0, ARC_OPERAND_IR, insert_ilink1, extract_ilink1)\n+ARC_OPERAND(ILINK2, 5, 0, 0, ARC_OPERAND_IR, insert_ilink2, extract_ilink2)\n+\n+ /* Long immediate. */\n+ARC_OPERAND(LIMM, 32, 0, BFD_RELOC_ARC_32_ME, ARC_OPERAND_LIMM, insert_limm, 0)\n+ARC_OPERAND(LIMM_S, 32, 0, BFD_RELOC_ARC_32_ME, ARC_OPERAND_LIMM, insert_limm, 0)\n+ARC_OPERAND(LO32, 32, 0, BFD_RELOC_ARC_LO32_ME, ARC_OPERAND_LIMM, insert_limm, 0)\n+ARC_OPERAND(HI32, 32, 0, BFD_RELOC_ARC_HI32_ME, ARC_OPERAND_LIMM, insert_limm, 0)\n+ARC_OPERAND(LIMM34, 34, 0, BFD_RELOC_ARC_PCLO32_ME_2, ARC_OPERAND_LIMM | ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_limm, 0)\n+ARC_OPERAND(XIMM_S, 32, 0, BFD_RELOC_ARC_LO32_ME, ARC_OPERAND_LIMM | ARC_OPERAND_SIGNED, insert_limm, 0)\n+ARC_OPERAND(XIMM, 32, 0, BFD_RELOC_ARC_LO32_ME, ARC_OPERAND_LIMM | ARC_OPERAND_SIGNED, insert_limm, 0)\n+ARC_OPERAND(LIMMdup, 32, 0, 0, ARC_OPERAND_LIMM | ARC_OPERAND_DUPLICATE, insert_limm, 0)\n+ARC_OPERAND(XIMMdup, 32, 0, 0, ARC_OPERAND_LIMM | ARC_OPERAND_DUPLICATE | ARC_OPERAND_SIGNED, insert_limm, 0)\n+\n+ /* Special operands. */\n+ARC_OPERAND(ZA, 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0)\n+ARC_OPERAND(ZB, 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0)\n+ARC_OPERAND(ZA_S, 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0)\n+ARC_OPERAND(ZB_S, 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0)\n+ARC_OPERAND(ZC_S, 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0)\n+\n+ARC_OPERAND(RRANGE_EL, 4, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK | ARC_OPERAND_TRUNCATE, insert_rrange, extract_rrange)\n+ARC_OPERAND(R13_EL, 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK, insert_r13el, extract_rrange)\n+ARC_OPERAND(FP_EL, 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK, insert_fpel, extract_fpel)\n+ARC_OPERAND(BLINK_EL, 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK, insert_blinkel, extract_blinkel)\n+ARC_OPERAND(PCL_EL, 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK, insert_pclel, extract_pclel)\n+\n+ /* Fake operand to handle the T flag. */\n+ARC_OPERAND(BRAKET, 0, 0, 0, ARC_OPERAND_FAKE | ARC_OPERAND_BRAKET, 0, 0)\n+ARC_OPERAND(BRAKETdup, 0, 0, 0, ARC_OPERAND_FAKE | ARC_OPERAND_BRAKET, 0, 0)\n+\n+ /* Fake operand to handle the T flag. */\n+ARC_OPERAND(FKT_T, 1, 3, 0, ARC_OPERAND_FAKE, insert_Ybit, 0)\n+ /* Fake operand to handle the T flag. */\n+ARC_OPERAND(FKT_NT, 1, 3, 0, ARC_OPERAND_FAKE, insert_NYbit, 0)\n+\n+ /* UIMM6_20 mask = 00000000000000000000111111000000. */\n+ARC_OPERAND(UIMM6_20, 6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_20, extract_uimm6_20)\n+\n+ /* Exactly like the above but used by relaxation. */\n+ARC_OPERAND(UIMM6_20R, 6, 0, -UIMM6_20R, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL, insert_uimm6_20, extract_uimm6_20)\n+\n+ /* SIMM12_20 mask = 00000000000000000000111111222222. */\n+ARC_OPERAND(SIMM12_20, 12, 0, 0, ARC_OPERAND_SIGNED, insert_simm12_20, extract_simm12_20)\n+\n+ /* Exactly like the above but used by relaxation. */\n+ARC_OPERAND(SIMM12_20R, 12, 0, -SIMM12_20R, ARC_OPERAND_SIGNED | ARC_OPERAND_PCREL, insert_simm12_20, extract_simm12_20)\n+\n+ /* UIMM12_20 mask = 00000000000000000000111111222222. */\n+ARC_OPERAND(UIMM12_20, 12, 0, 0, ARC_OPERAND_UNSIGNED, insert_simm12_20, extract_uimm12_20)\n+\n+ /* SIMM3_5_S mask = 0000011100000000. */\n+ARC_OPERAND(SIMM3_5_S, 3, 0, 0, ARC_OPERAND_SIGNED | ARC_OPERAND_NCHK, insert_simm3s, extract_simm3s)\n+\n+ /* UIMM7_A32_11_S mask = 0000000000011111. */\n+ARC_OPERAND(UIMM7_A32_11_S, 7, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm7_a32_11_s, extract_uimm7_a32_11_s)\n+\n+ /* The same as above but used by relaxation. */\n+ARC_OPERAND(UIMM7_A32_11R_S, 7, 0, -UIMM7_A32_11R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE | ARC_OPERAND_PCREL, insert_uimm7_a32_11_s, extract_uimm7_a32_11_s)\n+\n+ARC_OPERAND(UIMM9_A32_11_S, 9, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm9_a32_11_s, extract_uimm9_a32_11_s)\n+\n+ /* UIMM7_9_S mask = 0000000001111111. */\n+ARC_OPERAND(UIMM7_9_S, 7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_9_s, extract_uimm7_9_s)\n+\n+ /* UIMM3_13_S mask = 0000000000000111. */\n+ARC_OPERAND(UIMM3_13_S, 3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_13_s, extract_uimm3_13_s)\n+\n+ /* Exactly like the above but used for relaxation. */\n+ARC_OPERAND(UIMM3_13R_S, 3, 0, -UIMM3_13R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL, insert_uimm3_13_s, extract_uimm3_13_s)\n+\n+ /* SIMM11_A32_7_S mask = 0000000111111111. */\n+ARC_OPERAND(SIMM11_A32_7_S, 11, 0, BFD_RELOC_ARC_SDA16_LD2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_7_s, extract_simm11_a32_7_s)\n+\n+ /* UIMM6_13_S mask = 0000000002220111. */\n+ARC_OPERAND(UIMM6_13_S, 6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_13_s, extract_uimm6_13_s)\n+ /* UIMM5_11_S mask = 0000000000011111. */\n+ARC_OPERAND(UIMM5_11_S, 5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_IGNORE, insert_uimm5_11_s, extract_uimm5_11_s)\n+\n+ /* SIMM9_A16_8 mask = 00000000111111102000000000000000. */\n+ARC_OPERAND(SIMM9_A16_8, 9, 0, BFD_RELOC_ARC_S9H_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_PCREL | ARC_OPERAND_TRUNCATE, insert_simm9_a16_8, extract_simm9_a16_8)\n+\n+ /* UIMM6_8 mask = 00000000000000000000111111000000.\t */\n+ARC_OPERAND(UIMM6_8, 6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_8, extract_uimm6_8)\n+\n+ /* SIMM21_A16_5 mask = 00000111111111102222222222000000. */\n+ARC_OPERAND(SIMM21_A16_5, 21, 0, BFD_RELOC_ARC_S21H_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm21_a16_5, extract_simm21_a16_5)\n+\n+ /* SIMM25_A16_5 mask = 00000111111111102222222222003333. */\n+ARC_OPERAND(SIMM25_A16_5, 25, 0, BFD_RELOC_ARC_S25H_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm25_a16_5, extract_simm25_a16_5)\n+\n+ /* SIMM10_A16_7_S mask = 0000000111111111. */\n+ARC_OPERAND(SIMM10_A16_7_S, 10, 0, BFD_RELOC_ARC_S10H_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm10_a16_7_s, extract_simm10_a16_7_s)\n+\n+ARC_OPERAND(SIMM10_A16_7_Sbis, 10, 0, -SIMM10_A16_7_Sbis, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE, insert_simm10_a16_7_s, extract_simm10_a16_7_s)\n+\n+ /* SIMM7_A16_10_S mask = 0000000000111111. */\n+ARC_OPERAND(SIMM7_A16_10_S, 7, 0, BFD_RELOC_ARC_S7H_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm7_a16_10_s, extract_simm7_a16_10_s)\n+\n+ /* SIMM21_A32_5 mask = 00000111111111002222222222000000. */\n+ARC_OPERAND(SIMM21_A32_5, 21, 0, BFD_RELOC_ARC_S21W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm21_a32_5, extract_simm21_a32_5)\n+\n+ /* SIMM25_A32_5 mask = 00000111111111002222222222003333. */\n+ARC_OPERAND(SIMM25_A32_5, 25, 0, BFD_RELOC_ARC_S25W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm25_a32_5, extract_simm25_a32_5)\n+\n+ /* SIMM13_A32_5_S mask = 0000011111111111. */\n+ARC_OPERAND(SIMM13_A32_5_S, 13, 0, BFD_RELOC_ARC_S13_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a32_5_s, extract_simm13_a32_5_s)\n+\n+ /* SIMM8_A16_9_S mask = 0000000001111111. */\n+ARC_OPERAND(SIMM8_A16_9_S, 8, 0, BFD_RELOC_ARC_S8H_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm8_a16_9_s, extract_simm8_a16_9_s)\n+\n+/* UIMM10_6_S_JLIOFF mask = 0000001111111111. */\n+ARC_OPERAND(UIMM10_6_S_JLIOFF, 12, 0, BFD_RELOC_ARC_JLI_SECTOFF, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE, insert_uimm10_6_s, extract_uimm10_6_s)\n+\n+ /* UIMM3_23 mask = 00000000000000000000000111000000. */\n+ARC_OPERAND(UIMM3_23, 3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_23, extract_uimm3_23)\n+\n+ /* UIMM10_6_S mask = 0000001111111111. */\n+ARC_OPERAND(UIMM10_6_S, 10, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm10_6_s, extract_uimm10_6_s)\n+\n+ARC_OPERAND(UIMM10_13_S, 10, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm10_13_s, extract_uimm10_13_s)\n+\n+ /* UIMM6_11_S mask = 0000002200011110. */\n+ARC_OPERAND(UIMM6_11_S, 6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_11_s, extract_uimm6_11_s)\n+\n+ /* SIMM9_8 mask = 00000000111111112000000000000000.\t */\n+ARC_OPERAND(SIMM9_8, 9, 0, BFD_RELOC_ARC_SDA_LDST, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE, insert_simm9_8, extract_simm9_8)\n+\n+ /* The same as above but used by relaxation. */\n+ARC_OPERAND(SIMM9_8R, 9, 0, -SIMM9_8R, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE | ARC_OPERAND_PCREL, insert_simm9_8, extract_simm9_8)\n+\n+ /* UIMM10_A32_8_S mask = 0000000011111111. */\n+ARC_OPERAND(UIMM10_A32_8_S, 10, 0, -UIMM10_A32_8_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm10_a32_8_s, extract_uimm10_a32_8_s)\n+\n+ /* SIMM9_7_S mask = 0000000111111111. */\n+ARC_OPERAND(SIMM9_7_S, 9, 0, BFD_RELOC_ARC_SDA16_LD, ARC_OPERAND_SIGNED, insert_simm9_7_s, extract_simm9_7_s)\n+\n+ /* UIMM6_A16_11_S mask = 0000000000011111. */\n+ARC_OPERAND(UIMM6_A16_11_S, 6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm6_a16_11_s, extract_uimm6_a16_11_s)\n+\n+ /* UIMM5_A32_11_S mask = 0000020000011000. */\n+ARC_OPERAND(UIMM5_A32_11_S, 5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm5_a32_11_s, extract_uimm5_a32_11_s)\n+\n+ /* SIMM11_A32_13_S mask = 0000022222200111.\t */\n+ARC_OPERAND(SIMM11_A32_13_S, 11, 0, BFD_RELOC_ARC_SDA16_ST2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_13_s, extract_simm11_a32_13_s)\n+\n+ /* UIMM7_13_S mask = 0000000022220111. */\n+ARC_OPERAND(UIMM7_13_S, 7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_13_s, extract_uimm7_13_s)\n+\n+ /* UIMM6_A16_21 mask = 00000000000000000000011111000000. */\n+ARC_OPERAND(UIMM6_A16_21, 6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE, insert_uimm6_a16_21, extract_uimm6_a16_21)\n+\n+ /* UIMM7_11_S mask = 0000022200011110. */\n+ARC_OPERAND(UIMM7_11_S, 7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_11_s, extract_uimm7_11_s)\n+\n+ /* UIMM7_A16_20 mask = 00000000000000000000111111000000. */\n+ARC_OPERAND(UIMM7_A16_20, 7, 0, -UIMM7_A16_20, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm7_a16_20, extract_uimm7_a16_20)\n+\n+ /* SIMM13_A16_20 mask = 00000000000000000000111111222222. */\n+ARC_OPERAND(SIMM13_A16_20, 13, 0, BFD_RELOC_ARC_S13H_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a16_20, extract_simm13_a16_20)\n+\n+ /* UIMM8_8_S mask = 0000000011111111. */\n+ARC_OPERAND(UIMM8_8_S, 8, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm8_8_s, extract_uimm8_8_s)\n+\n+ /* The same as above but used for relaxation. */\n+ARC_OPERAND(UIMM8_8R_S, 8, 0, -UIMM8_8R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL, insert_uimm8_8_s, extract_uimm8_8_s)\n+\n+ /* W6 mask = 00000000000000000000111111000000. */\n+ARC_OPERAND(W6, 6, 0, 0, ARC_OPERAND_SIGNED, insert_w6, extract_w6)\n+\n+ /* UIMM6_5_S mask = 0000011111100000. */\n+ARC_OPERAND(UIMM6_5_S, 6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_5_s, extract_uimm6_5_s)\n+\n+ /* ARC NPS400 Support: See comment near head of file. */\n+ARC_OPERAND(NPS_R_DST_3B, 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst)\n+\n+ARC_OPERAND(NPS_R_SRC1_3B, 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst)\n+\n+ARC_OPERAND(NPS_R_SRC2_3B, 3, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_21_src2, extract_nps_3bit_reg_at_21_src2)\n+\n+ARC_OPERAND(NPS_R_DST, 6, 21, 0, ARC_OPERAND_IR, NULL, NULL)\n+\n+ARC_OPERAND(NPS_R_SRC1, 6, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_DST_POS, 5, 5, 0, ARC_OPERAND_UNSIGNED, 0, 0)\n+\n+ARC_OPERAND(NPS_BITOP_SRC_POS, 5, 0, 0, ARC_OPERAND_UNSIGNED, 0, 0)\n+\n+ARC_OPERAND(NPS_BITOP_SIZE, 5, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop_size, extract_nps_bitop_size)\n+\n+ARC_OPERAND(NPS_BITOP_DST_POS_SZ, 5, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_dst_pos_and_size, extract_nps_dst_pos_and_size)\n+\n+ARC_OPERAND(NPS_BITOP_SIZE_2B, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop_size_2b, extract_nps_bitop_size_2b)\n+\n+ARC_OPERAND(NPS_BITOP_UIMM8, 8, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_uimm8, extract_nps_bitop_uimm8)\n+\n+ARC_OPERAND(NPS_UIMM16, 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_SIMM16, 16, 0, 0, ARC_OPERAND_SIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_RFLT_UIMM6, 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_rflt_uimm6, extract_nps_rflt_uimm6)\n+\n+ARC_OPERAND(NPS_XLDST_UIMM16, 16, 0, BFD_RELOC_ARC_NPS_CMEM16, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_cmem_uimm16, extract_nps_cmem_uimm16)\n+\n+ARC_OPERAND(NPS_SRC2_POS, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_src2_pos, extract_nps_src2_pos)\n+\n+ARC_OPERAND(NPS_SRC1_POS, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_src1_pos, extract_nps_src1_pos)\n+\n+ARC_OPERAND(NPS_ADDB_SIZE, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_addb_size, extract_nps_addb_size)\n+\n+ARC_OPERAND(NPS_ANDB_SIZE, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_andb_size, extract_nps_andb_size)\n+\n+ARC_OPERAND(NPS_FXORB_SIZE, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_fxorb_size, extract_nps_fxorb_size)\n+\n+ARC_OPERAND(NPS_WXORB_SIZE, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_wxorb_size, extract_nps_wxorb_size)\n+\n+ARC_OPERAND(NPS_R_XLDST, 6, 5, 0, ARC_OPERAND_IR, NULL, NULL)\n+\n+ARC_OPERAND(NPS_DIV_UIMM4, 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_QCMP_SIZE, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_qcmp_size, extract_nps_qcmp_size)\n+\n+ARC_OPERAND(NPS_QCMP_M1, 1, 14, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m1)\n+\n+ARC_OPERAND(NPS_QCMP_M2, 1, 15, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m2)\n+\n+ARC_OPERAND(NPS_QCMP_M3, 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m3)\n+\n+ARC_OPERAND(NPS_CALC_ENTRY_SIZE, 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_calc_entry_size, extract_nps_calc_entry_size)\n+\n+ARC_OPERAND(NPS_R_DST_3B_SHORT, 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst)\n+\n+ARC_OPERAND(NPS_R_SRC1_3B_SHORT, 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst)\n+\n+ARC_OPERAND(NPS_R_SRC2_3B_SHORT, 3, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_5_src2, extract_nps_3bit_reg_at_5_src2)\n+\n+ARC_OPERAND(NPS_BITOP_SIZE2, 5, 25, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop2_size, extract_nps_bitop2_size)\n+\n+ARC_OPERAND(NPS_BITOP_SIZE1, 5, 20, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop1_size, extract_nps_bitop1_size)\n+\n+ARC_OPERAND(NPS_BITOP_DST_POS3_POS4, 5, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_dst_pos3_pos4, extract_nps_bitop_dst_pos3_pos4)\n+\n+ARC_OPERAND(NPS_BITOP_DST_POS4, 5, 42, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_DST_POS3, 5, 37, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_DST_POS2, 5, 15, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_DST_POS1, 5, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_SRC_POS4, 5, 32, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_SRC_POS3, 5, 20, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_SRC_POS2, 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_SRC_POS1, 5, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_MOD4, 2, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_mod4, extract_nps_bitop_mod4)\n+\n+ARC_OPERAND(NPS_BITOP_MOD3, 2, 29, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_MOD2, 2, 27, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_MOD1, 2, 25, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BITOP_INS_EXT, 5, 20, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_ins_ext, extract_nps_bitop_ins_ext)\n+\n+ARC_OPERAND(NPS_FIELD_START_POS, 3, 3, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_FIELD_SIZE, 3, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_field_size, extract_nps_field_size)\n+\n+ARC_OPERAND(NPS_SHIFT_FACTOR, 3, 9, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_shift_factor, extract_nps_shift_factor)\n+\n+ARC_OPERAND(NPS_BITS_TO_SCRAMBLE, 3, 12, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bits_to_scramble, extract_nps_bits_to_scramble)\n+\n+ARC_OPERAND(NPS_SRC2_POS_5B, 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BDLEN_MAX_LEN, 8, 5, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bdlen_max_len, extract_nps_bdlen_max_len)\n+\n+ARC_OPERAND(NPS_MIN_HOFS, 4, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_min_hofs, extract_nps_min_hofs)\n+\n+ARC_OPERAND(NPS_PSBC, 1, 11, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_DPI_DST, 5, 11, 0, ARC_OPERAND_IR, NULL, NULL)\n+\n+ /* NPS_DPI_SRC1_3B is similar to NPS_R_SRC1_3B\n+ but doesn't duplicate an operand. */\n+ARC_OPERAND(NPS_DPI_SRC1_3B, 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst)\n+\n+ARC_OPERAND(NPS_HASH_WIDTH, 5, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_hash_width, extract_nps_hash_width)\n+\n+ARC_OPERAND(NPS_HASH_PERM, 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_HASH_NONLINEAR, 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_HASH_BASEMAT, 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_HASH_LEN, 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_hash_len, extract_nps_hash_len)\n+\n+ARC_OPERAND(NPS_HASH_OFS, 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_HASH_BASEMAT2, 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_E4BY_INDEX0, 3, 8, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_E4BY_INDEX1, 3, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_E4BY_INDEX2, 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_E4BY_INDEX3, 2, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_index3, extract_nps_index3)\n+\n+ARC_OPERAND(COLON, 0, 0, 0, ARC_OPERAND_COLON | ARC_OPERAND_FAKE, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_bd, extract_nps_bd)\n+\n+ARC_OPERAND(NPS_JID, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_jid, extract_nps_jid)\n+\n+ARC_OPERAND(NPS_LBD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_lbd, extract_nps_lbd)\n+\n+ARC_OPERAND(NPS_MBD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_mbd, extract_nps_mbd)\n+\n+ARC_OPERAND(NPS_SD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_sd, extract_nps_sd)\n+\n+ARC_OPERAND(NPS_SM, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_sm, extract_nps_sm)\n+\n+ARC_OPERAND(NPS_XA, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_xa, extract_nps_xa)\n+\n+ARC_OPERAND(NPS_XD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_xd, extract_nps_xd)\n+\n+ARC_OPERAND(NPS_CD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cd, extract_nps_cd)\n+\n+ARC_OPERAND(NPS_CBD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cbd, extract_nps_cbd)\n+\n+ARC_OPERAND(NPS_CJID, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cjid, extract_nps_cjid)\n+\n+ARC_OPERAND(NPS_CLBD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_clbd, extract_nps_clbd)\n+\n+ARC_OPERAND(NPS_CM, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cm, extract_nps_cm)\n+\n+ARC_OPERAND(NPS_CSD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_csd, extract_nps_csd)\n+\n+ARC_OPERAND(NPS_CXA, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cxa, extract_nps_cxa)\n+\n+ARC_OPERAND(NPS_CXD, 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cxd, extract_nps_cxd)\n+\n+ARC_OPERAND(NPS_BD_TYPE, 1, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_BMU_NUM, 3, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bd_num_buff, extract_nps_bd_num_buff)\n+\n+ARC_OPERAND(NPS_PMU_NXT_DST, 4, 6, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_WHASH_SIZE, 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_size_16bit, extract_nps_size_16bit)\n+\n+ARC_OPERAND(NPS_PMU_NUM_JOB, 2, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_pmu_num_job, extract_nps_pmu_num_job)\n+\n+ARC_OPERAND(NPS_DMA_IMM_ENTRY, 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_imm_entry, extract_nps_imm_entry)\n+\n+ARC_OPERAND(NPS_DMA_IMM_OFFSET, 4, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_imm_offset, extract_nps_imm_offset)\n+\n+ARC_OPERAND(NPS_MISC_IMM_SIZE, 7, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_MISC_IMM_OFFSET, 5, 8, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_misc_imm_offset, extract_nps_misc_imm_offset)\n+\n+ARC_OPERAND(NPS_R_DST_3B_48, 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst)\n+\n+ARC_OPERAND(NPS_R_SRC1_3B_48, 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst)\n+\n+ARC_OPERAND(NPS_R_SRC2_3B_48, 3, 37, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_37_src2, extract_nps_3bit_reg_at_37_src2)\n+\n+ARC_OPERAND(NPS_R_DST_3B_64, 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst)\n+\n+ARC_OPERAND(NPS_R_SRC1_3B_64, 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst)\n+\n+ARC_OPERAND(NPS_R_SRC2_3B_64, 3, 53, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_53_src2, extract_nps_3bit_reg_at_53_src2)\n+\n+ARC_OPERAND(NPS_RA_64, 6, 53, 0, ARC_OPERAND_IR, NULL, NULL)\n+\n+ARC_OPERAND(NPS_RB_64, 5, 48, 0, ARC_OPERAND_IR, NULL, NULL)\n+\n+ARC_OPERAND(NPS_RBdup_64, 5, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL)\n+\n+ARC_OPERAND(NPS_RBdouble_64, 10, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_rbdouble_64, extract_nps_rbdouble_64)\n+\n+ARC_OPERAND(NPS_RC_64, 5, 43, 0, ARC_OPERAND_IR, NULL, NULL)\n+\n+ARC_OPERAND(NPS_UIMM16_0_64, 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL)\n+\n+ARC_OPERAND(NPS_PROTO_SIZE, 6, 16, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_proto_size, extract_nps_proto_size)\n+\n+ /* ARC64's floating point registers. */\n+ARC_OPERAND(FA, 5, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_FP, 0, 0)\n+ARC_OPERAND(FB, 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_FP, 0, 0)\n+ARC_OPERAND(FC, 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_FP, insert_fs2, extract_fs2)\n+ARC_OPERAND(FD, 5, 19, 0, ARC_OPERAND_IR | ARC_OPERAND_FP, 0, 0)\n+\n+ /* Double 128 registers, the same like above but only the odd ones\n+ allowed. */\n+ARC_OPERAND(FDA, 5, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_FP | ARC_OPERAND_TRUNCATE, 0, 0)\n+ARC_OPERAND(FDB, 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_FP | ARC_OPERAND_TRUNCATE, 0, 0)\n+ARC_OPERAND(FDC, 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_FP | ARC_OPERAND_TRUNCATE, insert_fs2, extract_fs2)\n+ARC_OPERAND(FDD, 5, 19, 0, ARC_OPERAND_IR | ARC_OPERAND_FP | ARC_OPERAND_TRUNCATE, 0, 0)\n+\n+ /* 5bit integer registers used by fp instructions. */\n+ARC_OPERAND(FRD, 5, 6, 0, ARC_OPERAND_IR, 0, 0)\n+ARC_OPERAND(FRB, 5, 0, 0, ARC_OPERAND_IR, insert_fs2, extract_fs2)\n+\n+ /* 5bit unsigned immediate used by vfext and vfins. */\n+ARC_OPERAND(UIMM5_FP, 5, 0, 0, ARC_OPERAND_UNSIGNED, insert_fs2, extract_fs2)\ndiff --git a/opcodes/arc-regs.h b/opcodes/arc-regs.h\nindex 2699ce8f02e..9864f16d206 100644\n--- a/opcodes/arc-regs.h\n+++ b/opcodes/arc-regs.h\n@@ -208,7 +208,7 @@ DEF (0xad, ARC_OPCODE_ARCALL, NONE, se_watch)\n DEF (0xc0, ARC_OPCODE_ARCALL, NONE, bpu_build)\n DEF (0xc1, ARC_OPCODE_ARC600, NONE, arc600_build_config)\n DEF (0xc1, ARC_OPCODE_ARC700, NONE, isa_config)\n-DEF (0xc1, ARC_OPCODE_ARCV2, NONE, isa_config)\n+DEF (0xc1, ARC_OPCODE_ARCVx, NONE, isa_config)\n DEF (0xf4, ARC_OPCODE_ARCALL, NONE, hwp_build)\n DEF (0xf5, ARC_OPCODE_ARCALL, NONE, pct_build)\n DEF (0xf6, ARC_OPCODE_ARCALL, NONE, cc_build)\n@@ -346,11 +346,17 @@ DEF (0x451, ARC_OPCODE_ARC600, NONE, wake)\n DEF (0x452, ARC_OPCODE_ARC600, NONE, dvfs_performance)\n DEF (0x453, ARC_OPCODE_ARC600, NONE, pwr_ctrl)\n DEF (0x460, ARC_OPCODE_ARCv2HS, NONE, tlbpd0)\n+DEF (0x460, ARC_OPCODE_ARC64, NONE, mmu_rtp0_lo)\n DEF (0x461, ARC_OPCODE_ARCv2HS, NONE, tlbpd1)\n+DEF (0x461, ARC_OPCODE_ARC64, NONE, mmu_rtp0_hi)\n+DEF (0x462, ARC_OPCODE_ARC64, NONE, mmu_rtp1_lo)\n+DEF (0x463, ARC_OPCODE_ARC64, NONE, mmu_rtp1_hi)\n DEF (0x464, ARC_OPCODE_ARCv2HS, NONE, tlbindex)\n DEF (0x465, ARC_OPCODE_ARCv2HS, NONE, tlbcommand)\n DEF (0x468, ARC_OPCODE_ARCv2HS, NONE, pid)\n DEF (0x46c, ARC_OPCODE_ARCv2HS, NONE, scratch_data0)\n+DEF (0x468, ARC_OPCODE_ARC64, NONE, mmu_ctrl)\n+DEF (0x469, ARC_OPCODE_ARC64, NONE, mmu_ttbc)\n DEF (0x500, ARC_OPCODE_ARC700, NONE, aux_vlc_buf_idx)\n DEF (0x501, ARC_OPCODE_ARC700, NONE, aux_vlc_read_buf)\n DEF (0x502, ARC_OPCODE_ARC700, NONE, aux_vlc_valid_bits)\ndiff --git a/opcodes/arc64-opc.c b/opcodes/arc64-opc.c\nnew file mode 100644\nindex 00000000000..f1e79376c44\n--- /dev/null\n+++ b/opcodes/arc64-opc.c\n@@ -0,0 +1,834 @@\n+/* Opcode table for ARC64.\n+ Copyright (C) 2023 Free Software Foundation, Inc.\n+\n+ Contributed by Claudiu Zissulescu (claziss@synopsys.com)\n+\n+ This file is part of libopcodes.\n+\n+ This library is free software; you can redistribute it and/or modify\n+ it under the terms of the GNU General Public License as published by\n+ the Free Software Foundation; either version 3, or (at your option)\n+ any later version.\n+\n+ It is distributed in the hope that it will be useful, but WITHOUT\n+ ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n+ or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public\n+ License for more details.\n+\n+ You should have received a copy of the GNU General Public License\n+ along with this program; if not, write to the Free Software Foundation,\n+ Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */\n+\n+#include \"arcxx-opc.inc\"\n+\n+#define F32_BR0 0x00\n+#define F32_BR1 0x01\n+#define F32_LD_OFFSET 0x02\n+#define F32_ST_OFFSET 0x03\n+#define F32_GEN4 0x04\n+#define F32_EXT5 0x05\n+#define F32_EXT6 0x06\n+#define F32_APEX 0x07\n+\n+#define F16_COMPACT0 0x08\n+#define F16_COMPACT1 0x08\n+#define F16_MOVL 0x08\n+\n+#define F16_LD_ADD_SUB 0x09\n+\n+#define LD_ST_R01 0x0A\n+#define LDI_S 0x0A\n+#define JLI_S_U10 0x0A\n+\n+#define F16_JLI_EI 0x0B\n+#define F32_GEN_OP64 0x0B\n+\n+/* Macros required for ARCv3 floating point instructions. */\n+/* Flags. */\n+#define FL_NONE { 0 }\n+#define FL_CC { C_FPCC }\n+\n+/* Arguments. */\n+#define ARG_NONE { 0 }\n+#define ARG_64FP_3OP { FA, FB, FC, FD }\n+#define ARG_128FP_3OP { FDA, FDB, FDC, FDD }\n+#define ARG_64FP_2OP { FA, FB, FC }\n+#define ARG_64FP_CMP { FB, FC }\n+#define ARG_128FP_2OP { FDA, FDB, FDC }\n+#define ARG_64FP_1OP { FA, FC }\n+#define ARG_64FP_SOP { FA, FB }\n+#define ARG_128FP_SOP { FDA, FDB }\n+\n+#define ARG_64FP_CVI2F { FA, FRB }\n+#define ARG_64FP_CVF2I { FRD, FC }\n+\n+/* Macros to help generating floating point pattern instructions. */\n+/* Define FP_TOP. */\n+#define FIELDS1(word) (word & 0x1F)\n+#define FIELDS2(word) (((word & 0x07) << 24) | (((word >> 3) & 0x03) << 12))\n+#define FIELDS3(word) ((word & 0x1F) << 19)\n+#define FIELDD(word) ((word & 0x1F) << 6)\n+#define FIELDTOP(word) (((word & 0x01) << 5) | ((word >> 1) & 0x07) << 16)\n+#define FIELDP(word) ((word & 0x03) << 14)\n+#define MASK_32BIT(VAL) (0xffffffff & (VAL))\n+\n+#define INSNFP3OP(TOPF, P)\t\t\t\t\t\\\n+ ((0x1C << 27) | FIELDTOP (TOPF) | FIELDP (P) | (1 << 11))\n+#define MINSNFP3OP\t\t\t\t\t\t\t\\\n+ (MASK_32BIT (~(FIELDS1 (31) | FIELDS2 (31) | FIELDS3 (31) | FIELDD (31))))\n+\n+/* Define FP_DOP. */\n+#define FIELDDOP(ops) ((ops & 0x1f) << 16)\n+\n+#define INSNFP2OP(DOPF, P)\t\t\t\t\t\\\n+ ((0x1C << 27) | FIELDDOP (DOPF) | FIELDP (P) | (1 << 5))\n+#define MINSNFP2OP\t\t\t\t\t\t\\\n+ (MASK_32BIT (~(FIELDS2 (31) | FIELDS1 (31) | FIELDD (31))))\n+\n+/* Define FP_CVF2F. */\n+#define FIELDCVTF(WORD) ((WORD & 0x03) << 16)\n+#define FIELDU0(BIT) (BIT & 0x01)\n+#define FIELDU1(BIT) (BIT & 0x02)\n+#define FIELDU3(BIT) (BIT & 0x08)\n+#define FIELDU4(BIT) (BIT & 0x10)\n+\n+#define FP_CVF2F_MACHINE(CVTF, BIT)\t\t\t\t\t\\\n+ ((0x1C << 27) | (0x03 << 21) | FIELDCVTF (CVTF)\t\t\t\\\n+ | (1 << 5) | (1 << 2) | FIELDU0 (BIT) | FIELDU3 (BIT) | FIELDU4 (BIT))\n+#define MFP_CVF2F (MASK_32BIT (~(FIELDS2 (31) | FIELDD (31))))\n+\n+/* Define FP_RND. */\n+#define FP_RND_MACHINE(CVTF, BIT)\t\t\t\t\t\\\n+((0x1C << 27) | (0x03 << 21) | FIELDCVTF (CVTF) | (1 << 5) | (0x03 << 1) \\\n+ | FIELDU3 (BIT))\n+#define MFP_RND (MASK_32BIT (~(FIELDS2 (31) | FIELDD (31))))\n+\n+/* Define FP_CVF2I. */\n+#define FP_CVF2I_MACHINE(CVTF, BIT) ((0x1C << 27) | (0x03 << 21) \\\n+\t\t\t\t | FIELDCVTF (CVTF) | (1 << 5) | 1 \\\n+\t\t\t\t | FIELDU3 (BIT) | FIELDU1 (BIT))\n+#define MFP_CVF2I (MASK_32BIT (~(FIELDS2 (31) | FIELDD (31))))\n+\n+/* Define FMVVF2I. */\n+#define FM_VVF2I(CVTF, BIT) ((0x1C << 27) | (0x03 << 21) | FIELDCVTF (CVTF) \\\n+\t\t\t | (1 << 5) | 1 << 4 | 1)\n+#define MFM_VVF2I (MASK_32BIT (~(FIELDS2 (31) | FIELDD (31))))\n+\n+/* Define FP_SOP. */\n+#define FP_SOP_MACHINE(SOPF, P)\t\t\t\t\t\t\\\n+ ((0x1C << 27) | (0x02 << 21) | FIELDCVTF (SOPF) | FIELDP (P) | (1 << 5))\n+#define MFP_SOP_MACHINE (MASK_32BIT (~(FIELDS1 (31) | FIELDD (31))))\n+\n+/* Define FP_COP. */\n+#define FP_COP_MACHINE(COPF, P)\t\t\t\t\t\t\\\n+ ((0x1C << 27) | (0x09 << 19) | FIELDCVTF (COPF) | FIELDP (P) | (1 << 5))\n+#define MFP_COP_MACHINE\t\t\t\t\t\t\\\n+ (MASK_32BIT (~(FIELDS1 (31) | FIELDD (31) | FIELDS2(31))))\n+\n+/* Define FP_ZOP. */\n+#define INSNFPZOP(COPF)\t\t\t\t\t\t\\\n+ ((0x1C << 27) | (0x07 << 20) | FIELDCVTF (COPF) | (1 << 5))\n+\n+/* Define FP_VMVI. */\n+#define INSNFPVMVI(WMVF, P)\t\t\t\t\t\t\\\n+ ((0x1C << 27) | (0x05 << 20) | FIELDCVTF (WMVF) | FIELDP (P) | (1 << 5))\n+#define MINSNFPCOP (MASK_32BIT (~(FIELDS1 (31) | FIELDD (31) | FIELDS2 (31))))\n+#define MINSNFPVMVIZ (MASK_32BIT (~(FIELDS1 (31) | FIELDD (31))))\n+\n+/* Define FP_VMVR. */\n+#define INSNFPVMVR(WMVF, P)\t\t\t\t\t\t\\\n+ ((0x1C << 27) | (0x01 << 23) | FIELDCVTF (WMVF) | FIELDP (P) | (1 << 5))\n+#define MINSNFPVMVR (MASK_32BIT (~(FIELDS1 (31) | FIELDD (31) | FIELDS2 (31))))\n+\n+/* Define FP_CVI2F. */\n+#define INSNFPCVI2F(CVTF, BIT) ((0x1C << 27) | (0x07 << 21) | FIELDCVTF (CVTF) \\\n+\t\t\t\t| (1 << 5) | FIELDU3 (BIT) | FIELDU1 (BIT))\n+#define MINSNFPCVI2F (MASK_32BIT (~(FIELDS2 (31) | FIELDD (31))))\n+\n+/* Define FMVI2F. */\n+#define INSNFMVI2F(CVTF, BIT) ((0x1C << 27) | (0x07 << 21) | FIELDCVTF (CVTF) \\\n+\t\t\t | (1 << 5) | (1 << 4))\n+#define MINSNFMVI2F (MASK_32BIT (~(FIELDS2 (31) | FIELDD (31))))\n+\n+/* Define FMVF2I. */\n+#define INSNFMVF2I(CVTF, BIT) ((0x1C << 27) | (0x03 << 21) | FIELDCVTF (CVTF) \\\n+\t\t\t | (1 << 5) | (1 << 4) | (1))\n+#define MINSNFMVF2I (MASK_32BIT (~(FIELDS2 (31) | FIELDD (31))))\n+\n+/* Define FP_LOAD. */\n+#define FP_LOAD_ENCODING(SIZE, D) (0x0D << 27 | ((SIZE & 0x03) << 1)\t\\\n+\t\t\t\t | ((D & 0x01) << 5))\n+#define MSK_FP_LOAD (MASK_32BIT (~(FIELDB (63) | FIELDD (31) | (0x03 << 3) \\\n+\t\t\t\t | (0x1FF << 15))))\n+\n+#define FP_LSYM_ENCODING(SIZE, D) (0x0D << 27 | ((SIZE & 0x03) << 1)\t\\\n+\t\t\t\t | FIELDB(62) | ((D & 0x01) << 5))\n+#define MSK_FP_SYM (MASK_32BIT (~(FIELDD (31))))\n+\n+/* Define FP_STORE. */\n+#define FP_STORE_ENCODING(SIZE, D) ((0x0D << 27) | ((SIZE & 0x03) << 1)\t\\\n+\t\t\t\t | ((D & 0x01) << 5) | (1))\n+#define MSK_FP_STORE (MASK_32BIT (~(FIELDB (63) | FIELDD (31) | (0x03 << 3) \\\n+\t\t\t\t | (0x1FF << 15))))\n+#define FP_SSYM_ENCODING(SIZE, D) (0x0D << 27 | ((SIZE & 0x03) << 1)\t\\\n+\t\t\t\t | FIELDB(62) | ((D & 0x01) << 5) | (1))\n+\n+/* FP Load/Store. */\n+#define FP_LOAD(NAME, SIZE, D)\t\t\t\t\t\t\\\n+ { #NAME, FP_LOAD_ENCODING (SIZE, D), MSK_FP_LOAD, ARC_OPCODE_ARC64, LOAD, \\\n+ NONE, { FA, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 } },\t\t\\\n+ { #NAME, FP_LSYM_ENCODING (SIZE, D), MSK_FP_SYM, ARC_OPCODE_ARC64, LOAD, \\\n+ NONE, { FA, BRAKET, LIMM, BRAKETdup }, FL_NONE },\n+\n+#define FP_STORE(NAME, SIZE, D)\t\t\t\t\t\t\\\n+ { #NAME, FP_STORE_ENCODING (SIZE, D), MSK_FP_STORE, ARC_OPCODE_ARC64, STORE, \\\n+ NONE, { FA, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 } },\t\t\\\n+ { #NAME, FP_SSYM_ENCODING (SIZE, D), MSK_FP_SYM, ARC_OPCODE_ARC64, LOAD, \\\n+ NONE, { FA, BRAKET, LIMM, BRAKETdup }, FL_NONE },\n+\n+/* Macros used to generate conversion instructions. */\n+#define FMVF2I_INSN(NAME, CPU, CLASS, SCLASS, OPS, BIT, ARG)\t\t\\\n+ { NAME, INSNFMVF2I (OPS, BIT), MINSNFMVF2I, CPU, CLASS,\t\t\\\n+ SCLASS, ARG, FL_NONE },\n+\n+#define FMVF2I(NAME, OPS, BIT)\t\t\t\t \\\n+ FMVF2I_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, OPS, \\\n+\t BIT, ARG_64FP_CVF2I)\n+\n+#define FMVI2F_INSN(NAME, CPU, CLASS, SCLASS, OPS, BIT, ARG)\t\t\\\n+ { NAME, INSNFMVI2F (OPS, BIT), MINSNFMVI2F, CPU, CLASS,\t\t\\\n+ SCLASS, ARG, FL_NONE },\n+\n+#define FMVI2F(NAME, OPS, BIT)\t\t\t\t \\\n+ FMVI2F_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, OPS, \\\n+\t BIT, ARG_64FP_CVI2F)\n+\n+#define FP_RND_INSN(NAME, CPU, CLASS, SCLASS, OPS, BIT, ARG)\t\t\\\n+ { NAME, FP_RND_MACHINE (OPS, BIT), MFP_RND, CPU, CLASS,\t\t\\\n+ SCLASS, ARG, FL_NONE },\n+\n+#define FP_RND(NAME, OPS, BIT)\t\t\t\t \\\n+ FP_RND_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, OPS, \\\n+\t BIT, ARG_64FP_1OP)\n+\n+#define FP_CVF2F_INSN(NAME, CPU, CLASS, SCLASS, OPS, BIT, ARG)\t\t\\\n+ { NAME, FP_CVF2F_MACHINE (OPS, BIT), MFP_CVF2F, CPU, CLASS,\t\t\\\n+ SCLASS, ARG, FL_NONE },\n+\n+#define FP_CVF2F(NAME, OPS, BIT)\t\t\t\t \\\n+ FP_CVF2F_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, OPS,\t \\\n+\t\t BIT, ARG_64FP_1OP)\n+\n+#define FP_CVF2I_INSN(NAME, CPU, CLASS, SCLASS, OPS, BIT, ARG)\t\t\\\n+ { NAME, FP_CVF2I_MACHINE (OPS, BIT), MFP_CVF2I, CPU, CLASS,\t\t\\\n+ SCLASS, ARG, FL_NONE },\n+\n+#define FP_CVF2I(NAME, OPS, BIT)\t\t\t\t \\\n+ FP_CVF2I_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, OPS,\t \\\n+\t\t BIT, ARG_64FP_CVF2I)\n+\n+#define FP_CVI2F_INSN(NAME, CPU, CLASS, SCLASS, OPS, BIT, ARG)\t\t\\\n+ { NAME, INSNFPCVI2F (OPS, BIT), MINSNFPCVI2F, CPU, CLASS,\t\t\\\n+ SCLASS, ARG, FL_NONE },\n+\n+#define FP_CVI2F(NAME, OPS, BIT)\t\t\t\t \\\n+ FP_CVI2F_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, OPS,\t \\\n+\t\t BIT, ARG_64FP_CVI2F)\n+\n+/* Macro to generate 1 operand extension instruction. */\n+#define FP_SOP_INSN(NAME, CPU, CLASS, SCLASS, OPS, PRC, ARG)\t\t\\\n+ { NAME, FP_SOP_MACHINE (OPS, PRC), MFP_SOP_MACHINE, CPU, CLASS, SCLASS, \\\n+ ARG, FL_NONE },\n+\n+#define FP_SOP(NAME, OPS, PRECISION)\t\t\t\t \\\n+ FP_SOP_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, SOPF_ ## OPS, \\\n+\t P_ ## PRECISION, ARG_64FP_SOP)\n+\n+#define FP_SOP_D(NAME, OPS, PRECISION)\t\t\t\t \\\n+ FP_SOP_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, SOPF_ ## OPS, \\\n+\t P_ ## PRECISION, ARG_128FP_SOP)\n+\n+/* Macro to generate 2 operand extension instruction. */\n+#define FP_DOP_INSN(NAME, CPU, CLASS, SCLASS, OPS, PRC, ARG)\t\\\n+ { NAME, INSNFP2OP (OPS, PRC), MINSNFP2OP, CPU, CLASS, SCLASS,\t\\\n+ ARG, FL_NONE },\n+\n+#define FP_DOP(NAME, OPS, PRECISION)\t\t\t\t \\\n+ FP_DOP_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, DOPF_ ## OPS, \\\n+\t P_ ## PRECISION, ARG_64FP_2OP)\n+\n+#define FP_DOPC_INSN(NAME, CPU, CLASS, SCLASS, OPS, PRC, ARG)\t\t\\\n+ { NAME, INSNFP2OP (OPS, PRC) | FIELDD (0), MINSNFP2OP, CPU,\t\t\\\n+ CLASS, SCLASS, ARG, FL_NONE },\n+\n+#define FP_DOP_C(NAME, OPS, PRECISION)\t\t\t\t \\\n+ FP_DOPC_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, DOPF_ ## OPS, \\\n+\t\tP_ ## PRECISION, ARG_64FP_CMP)\n+\n+#define FP_DOP_D(NAME, OPS, PRECISION)\t\t\t\t \\\n+ FP_DOP_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, DOPF_ ## OPS, \\\n+\t P_ ## PRECISION, ARG_128FP_2OP)\n+\n+/* Macro to generate 3 operand generic instruction. */\n+#define FP_TOP_INSN(NAME, CPU, CLASS, SCLASS, TOPF, P, ARG)\t\t\\\n+ { NAME, INSNFP3OP (TOPF, P), MINSNFP3OP, CPU, CLASS, SCLASS,\t\\\n+ ARG, FL_NONE },\n+\n+#define FP_TOP(NAME, OPS, PRECISION)\t\t\t\t\t\\\n+ FP_TOP_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, TOPF_ ## OPS,\t\\\n+\t P_ ## PRECISION, ARG_64FP_3OP)\n+\n+#define FP_TOP_D(NAME, OPS, PRECISION)\t\t\t\t \\\n+ FP_TOP_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, TOPF_ ## OPS, \\\n+\t P_ ## PRECISION, ARG_128FP_3OP)\n+\n+/* Conditional mov instructions. */\n+#define FP_COP_INSN(NAME, CPU, CLASS, SCLASS, OPS, PRC, ARG)\t\t\\\n+ { NAME, FP_COP_MACHINE (OPS, PRC), MFP_COP_MACHINE, CPU, CLASS, SCLASS, \\\n+ ARG, FL_CC },\n+\n+#define FP_COP(NAME, OPS, PRECISION)\t\t\t\t\t\\\n+ FP_COP_INSN (#NAME, ARC_OPCODE_ARC64, FLOAT, NONE, COPF_ ## OPS,\t\\\n+\t P_ ## PRECISION, ARG_64FP_SOP)\n+\n+#define FP_EXT(NAME, PRECISION)\t\t\t\t\t\t\\\n+ {#NAME, INSNFPVMVI (0x00, P_ ## PRECISION), MINSNFPCOP,\t\t\\\n+ ARC_OPCODE_ARC64, FLOAT, NONE, { FA, FB, BRAKET, UIMM5_FP,\t\t\\\n+ BRAKETdup }, FL_NONE },\t\t\t\t\t\t\\\n+ {#NAME, INSNFPVMVR (0x00, P_ ## PRECISION), MINSNFPVMVR,\t\t\\\n+ ARC_OPCODE_ARC64, FLOAT, NONE, { FA, FB, BRAKET, FRB, BRAKETdup}, \\\n+ FL_NONE },\n+\n+#define FP_INS(NAME, PRECISION)\t\t\t\t\t\t\\\n+ {#NAME, INSNFPVMVI (0x01, P_ ## PRECISION), MINSNFPCOP,\t\t\\\n+ ARC_OPCODE_ARC64, FLOAT, NONE, { FA, BRAKET, UIMM5_FP, BRAKETdup,\t\\\n+ FB }, FL_NONE },\t\t\t\t\t\t\t\\\n+ {#NAME, INSNFPVMVR (0x01, P_ ## PRECISION), MINSNFPVMVR,\t\t\\\n+ ARC_OPCODE_ARC64, FLOAT, NONE, { FA, BRAKET, FRB, BRAKETdup,\t\\\n+\tFB }, FL_NONE },\n+\n+#define FP_REP(NAME, PRECISION)\t\t\t\t\t\t\\\n+ {#NAME, INSNFPVMVI (0x02, P_ ## PRECISION) | FIELDS2 (0x00),\t\t\\\n+ MINSNFPVMVIZ, ARC_OPCODE_ARC64, FLOAT, NONE, { FA, FB }, FL_NONE },\n+\n+\n+/* Common combinations of FLAGS. */\n+#define FLAGS_NONE { 0 }\n+#define FLAGS_F { C_F }\n+#define FLAGS_CC { C_CC }\n+#define FLAGS_CCF { C_CC, C_F }\n+\n+/* Common combination of arguments. */\n+#define ARG_NONE\t\t{ 0 }\n+#define ARG_32BIT_RARBRC\t{ RA, RB, RC }\n+#define ARG_32BIT_ZARBRC\t{ ZA, RB, RC }\n+#define ARG_32BIT_RBRBRC\t{ RB, RBdup, RC }\n+#define ARG_32BIT_RARBU6\t{ RA, RB, UIMM6_20 }\n+#define ARG_32BIT_ZARBU6\t{ ZA, RB, UIMM6_20 }\n+#define ARG_32BIT_RBRBU6\t{ RB, RBdup, UIMM6_20 }\n+#define ARG_32BIT_RBRBS12\t{ RB, RBdup, SIMM12_20 }\n+#define ARG_32BIT_RALIMMRC\t{ RA, LIMM, RC }\n+#define ARG_32BIT_RARBLIMM\t{ RA, RB, LIMM }\n+#define ARG_32BIT_ZALIMMRC\t{ ZA, LIMM, RC }\n+#define ARG_32BIT_ZARBLIMM\t{ ZA, RB, LIMM }\n+\n+#define ARG_32BIT_RBRBLIMM\t{ RB, RBdup, LIMM }\n+#define ARG_32BIT_RALIMMU6\t{ RA, LIMM, UIMM6_20 }\n+#define ARG_32BIT_ZALIMMU6\t{ ZA, LIMM, UIMM6_20 }\n+\n+#define ARG_32BIT_ZALIMMS12\t{ ZA, LIMM, SIMM12_20 }\n+#define ARG_32BIT_RALIMMLIMM\t{ RA, LIMM, LIMMdup }\n+#define ARG_32BIT_ZALIMMLIMM\t{ ZA, LIMM, LIMMdup }\n+\n+#define ARG_32BIT_RBRC { RB, RC }\n+#define ARG_32BIT_ZARC { ZA, RC }\n+#define ARG_32BIT_RBU6 { RB, UIMM6_20 }\n+#define ARG_32BIT_ZAU6 { ZA, UIMM6_20 }\n+#define ARG_32BIT_RBLIMM { RB, LIMM }\n+#define ARG_32BIT_ZALIMM { ZA, LIMM }\n+\n+#define ARG_32BIT_RAXIMMRC\t{ RA, XIMM, RC }\n+#define ARG_32BIT_RARBXIMM\t{ RA, RB, XIMM }\n+#define ARG_32BIT_RBRBXIMM\t{ RB, RBdup, XIMM }\n+#define ARG_32BIT_RAXIMMU6\t{ RA, XIMM, UIMM6_20 }\n+\n+/* Macro to generate 2 operand extension instruction. */\n+#define EXTINSN2OPF(NAME, CPU, CLASS, SCLASS, MOP, SOP, FL)\t \\\n+ { NAME, INSN2OP_BC (MOP,SOP), MINSN2OP_BC, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_RBRC, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_0C (MOP,SOP), MINSN2OP_0C, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_ZARC, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_BU (MOP,SOP), MINSN2OP_BU, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_RBU6, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_0U (MOP,SOP), MINSN2OP_0U, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_ZAU6, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_BL (MOP,SOP), MINSN2OP_BL, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_RBLIMM, FL },\t\t\t\t\t \\\n+ { NAME, INSN2OP_0L (MOP,SOP), MINSN2OP_0L, CPU, CLASS, SCLASS, \\\n+ ARG_32BIT_ZALIMM, FL },\n+\n+#define EXTINSN2OP(NAME, CPU, CLASS, SCLASS, MOP, SOP)\t\t \\\n+ EXTINSN2OPF(NAME, CPU, CLASS, SCLASS, MOP, SOP, FLAGS_F)\n+\n+/* Macro to generate 3 operand extesion instruction. */\n+#define EXTINSN3OP(NAME, CPU, CLASS, SCLASS, MOP, SOP)\t\t\t\\\n+ { NAME, INSN3OP_ABC (MOP,SOP), MINSN3OP_ABC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBRC, FLAGS_F },\t\t\t\t\t\\\n+ { NAME, INSN3OP_0BC (MOP,SOP), MINSN3OP_0BC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBC (MOP,SOP), MINSN3OP_CBBC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBRC, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_ABU (MOP,SOP), MINSN3OP_ABU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0BU (MOP,SOP), MINSN3OP_0BU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBU (MOP,SOP), MINSN3OP_CBBU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBU6, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_BBS (MOP,SOP), MINSN3OP_BBS, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBS12, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ALC (MOP,SOP), MINSN3OP_ALC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ABL (MOP,SOP), MINSN3OP_ABL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0LC (MOP,SOP), MINSN3OP_0LC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0BL (MOP,SOP), MINSN3OP_0BL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_C0LC (MOP,SOP), MINSN3OP_C0LC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMRC, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBL (MOP,SOP), MINSN3OP_CBBL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBLIMM, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_ALU (MOP,SOP), MINSN3OP_ALU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0LU (MOP,SOP), MINSN3OP_0LU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_C0LU (MOP,SOP), MINSN3OP_C0LU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMU6, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_0LS (MOP,SOP), MINSN3OP_0LS, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMS12, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ALL (MOP,SOP), MINSN3OP_ALL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0LL (MOP,SOP), MINSN3OP_0LL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_C0LL (MOP,SOP), MINSN3OP_C0LL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZALIMMLIMM, FLAGS_CCF },\n+\n+\n+/* Generate sign extend 32-bit immediate instructions. */\n+#define INSN3OP_AXC(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDB (60))\n+#define INSN3OP_ABX(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDC (60))\n+#define INSN3OP_CBBX(MOP,SOP) (INSN3OP (MOP,SOP) | (0x03 << 22) | FIELDC (60))\n+#define INSN3OP_AXU(MOP,SOP) (INSN3OP (MOP,SOP) | (0x01 << 22) | FIELDB (60))\n+\n+/* Macro to generate 3 operand 64bit instruction. */\n+#define OP64INSN3OP(NAME, CPU, CLASS, SCLASS, MOP, SOP)\t\t\t\\\n+ { NAME, INSN3OP_ABC (MOP,SOP), MINSN3OP_ABC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBRC, FLAGS_F },\t\t\t\t\t\\\n+ { NAME, INSN3OP_0BC (MOP,SOP), MINSN3OP_0BC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBC (MOP,SOP), MINSN3OP_CBBC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBRC, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_ABU (MOP,SOP), MINSN3OP_ABU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_0BU (MOP,SOP), MINSN3OP_0BU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_ZARBU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBU (MOP,SOP), MINSN3OP_CBBU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBU6, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_BBS (MOP,SOP), MINSN3OP_BBS, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBS12, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_AXC (MOP,SOP), MINSN3OP_ALC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RAXIMMRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ABX (MOP,SOP), MINSN3OP_ABL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBXIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBX (MOP,SOP), MINSN3OP_CBBL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBXIMM, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_AXU (MOP,SOP), MINSN3OP_ALU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RAXIMMU6, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ALC (MOP,SOP), MINSN3OP_ALC, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMRC, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_ABL (MOP,SOP), MINSN3OP_ABL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RARBLIMM, FLAGS_F },\t\t\t\t\\\n+ { NAME, INSN3OP_CBBL (MOP,SOP), MINSN3OP_CBBL, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RBRBLIMM, FLAGS_CCF },\t\t\t\t\\\n+ { NAME, INSN3OP_ALU (MOP,SOP), MINSN3OP_ALU, CPU, CLASS, SCLASS,\t\\\n+ ARG_32BIT_RALIMMU6, FLAGS_F },\n+\n+\n+#define STDL_ENCODING(K, ZZ) ((F32_ST_OFFSET << 27) | (1 << 5) | (ZZ << 1) \\\n+\t\t\t | (K))\n+#define MSK_STDL (MASK_32BIT (~(FIELDB (63) | (0x1ff << 15) | FIELDC (63) \\\n+\t\t\t\t| (0x3 << 3))))\n+#define STDL_ASYM_ENCODING(K, ZZ, X) ((F32_ST_OFFSET << 27) | FIELDB (X) \\\n+\t\t\t\t | (1 << 5) | (ZZ << 1) | (K))\n+#define STDL_DIMM_ENCODING(K, ZZ, X) ((F32_ST_OFFSET << 27) | FIELDC (X) \\\n+\t\t\t\t | (1 << 5) | (ZZ << 1) | (K))\n+\n+/* stdl<.aa> c,[b,s9]\n+ stdl<.aa> w6,[b,s9]\n+ stdl<.as> c,[ximm]\n+ stdl<.as> w6,[ximm]\n+ stdl<.aa> ximm,[b,s9]\n+ stdl<.aa> limm,[b,s9]\n+*/\n+#define STDL\t\t\t\t\t\t\t\t\\\n+ { \"stdl\", STDL_ENCODING (0, 0x03), MSK_STDL, ARC_OPCODE_ARC64, STORE, \\\n+ NONE, { RCD, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }},\t\t\\\n+ { \"stdl\", STDL_ENCODING (1, 0x02), MSK_STDL, ARC_OPCODE_ARC64, STORE, \\\n+ NONE, { W6, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }},\t\\\n+ { \"stdl\", STDL_ASYM_ENCODING (0, 0x03, 60), 0xFF007027, ARC_OPCODE_ARC64, \\\n+ STORE, NONE, { RCD, BRAKET, XIMM, BRAKETdup }, {C_AS27 }},\t\\\n+ { \"stdl\", STDL_ASYM_ENCODING (1, 0x02, 60), 0xFF007027, ARC_OPCODE_ARC64, \\\n+ STORE, NONE, { W6, BRAKET, XIMM, BRAKETdup }, { C_AS27 }},\t\\\n+ { \"stdl\", STDL_ASYM_ENCODING (0, 0x03, 62), 0xFF007027, ARC_OPCODE_ARC64, \\\n+ STORE, NONE, { RCD, BRAKET, LIMM, BRAKETdup }, {C_AS27 }},\t\\\n+ { \"stdl\", STDL_ASYM_ENCODING (1, 0x02, 62), 0xFF007027, ARC_OPCODE_ARC64, \\\n+ STORE, NONE, { W6, BRAKET, LIMM, BRAKETdup }, { C_AS27 }},\t\\\n+ { \"stdl\", STDL_DIMM_ENCODING (0, 0x03, 60), 0XF8000FE7, ARC_OPCODE_ARC64, \\\n+ STORE, NONE, { XIMM, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }}, \\\n+ { \"stdl\", STDL_DIMM_ENCODING (0, 0x03, 62), 0xF8000FE7, ARC_OPCODE_ARC64, \\\n+ STORE, NONE, { LIMM, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }},\n+\n+#define STL_ENCODING(DI) ((F32_ST_OFFSET << 27) | (DI << 5) | (0X03 << 1) \\\n+\t\t\t | (1))\n+#define MSK_STL (MASK_32BIT (~(FIELDB (63) | (0x1ff << 15) | FIELDC (63) \\\n+\t\t\t | (0x03 << 3))))\n+#define STL_ASYM_ENCODING(DI, X) ((F32_ST_OFFSET << 27) | (DI << 5) \\\n+\t\t\t\t | (0X03 << 1) | FIELDB (X) | (1))\n+#define STL_DSYM_ENCODING(X) ((F32_ST_OFFSET << 27) | (0X03 << 1)\t\\\n+\t\t\t | FIELDC (X) | (1))\n+\n+/* stl<.aa> c,[b,s9]\n+ stl<.aa> w6,[b,s9]\n+ stl<.as> c,[ximm]\n+ stl<.as> w6,[ximm]\n+ stl<.aa> ximm,[b,s9]\n+ stl<.aa> limm,[b,s9]\n+*/\n+#define STL\t\t\t\t\t\t\t\t\\\n+ { \"stl\", STL_ENCODING (0), MSK_STL, ARC_OPCODE_ARC64, STORE, NONE,\t\\\n+ { RC, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }},\t\t\\\n+ { \"stl\", STL_ENCODING (1), MSK_STL, ARC_OPCODE_ARC64, STORE, NONE,\t\\\n+ { W6, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }},\t\t\\\n+ { \"stl\", STL_ASYM_ENCODING (0, 60), 0xFFFFF03F, ARC_OPCODE_ARC64, STORE, \\\n+ NONE, { RC, BRAKET, XIMM, BRAKETdup }, { C_AS27 }},\t\t\\\n+ { \"stl\", STL_ASYM_ENCODING (1, 60), 0xFFFFF03F, ARC_OPCODE_ARC64, STORE, \\\n+ NONE, { W6, BRAKET, XIMM, BRAKETdup }, { C_AS27 }},\t\t\\\n+ { \"stl\", STL_ASYM_ENCODING (0, 62), 0xFFFFF03F, ARC_OPCODE_ARC64, STORE, \\\n+ NONE, { RC, BRAKET, LIMM, BRAKETdup }, { C_AS27 }},\t\t\\\n+ { \"stl\", STL_ASYM_ENCODING (1, 62), 0xFFFFF03F, ARC_OPCODE_ARC64, STORE, \\\n+ NONE, { W6, BRAKET, LIMM, BRAKETdup }, { C_AS27 }},\t\t\\\n+ { \"stl\", STL_DSYM_ENCODING (60), 0xF8000FC7, ARC_OPCODE_ARC64, STORE,\t\\\n+ NONE, { XIMM, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }},\t\\\n+ { \"stl\", STL_DSYM_ENCODING (62), 0xF8000FC7, ARC_OPCODE_ARC64, STORE,\t\\\n+ NONE, { LIMM, BRAKET, RB, SIMM9_8, BRAKETdup }, { C_AA27 }},\n+\n+/* The opcode table.\n+\n+ The format of the opcode table is:\n+\n+ NAME OPCODE MASK CPU CLASS SUBCLASS { OPERANDS } { FLAGS }.\n+\n+ The table is organised such that, where possible, all instructions with\n+ the same mnemonic are together in a block. When the assembler searches\n+ for a suitable instruction the entries are checked in table order, so\n+ more specific, or specialised cases should appear earlier in the table.\n+\n+ As an example, consider two instructions 'add a,b,u6' and 'add\n+ a,b,limm'. The first takes a 6-bit immediate that is encoded within the\n+ 32-bit instruction, while the second takes a 32-bit immediate that is\n+ encoded in a follow-on 32-bit, making the total instruction length\n+ 64-bits. In this case the u6 variant must appear first in the table, as\n+ all u6 immediates could also be encoded using the 'limm' extension,\n+ however, we want to use the shorter instruction wherever possible.\n+\n+ It is possible though to split instructions with the same mnemonic into\n+ multiple groups. However, the instructions are still checked in table\n+ order, even across groups. The only time that instructions with the\n+ same mnemonic should be split into different groups is when different\n+ variants of the instruction appear in different architectures, in which\n+ case, grouping all instructions from a particular architecture together\n+ might be preferable to merging the instruction into the main instruction\n+ table.\n+\n+ An example of this split instruction groups can be found with the 'sync'\n+ instruction. The core arc architecture provides a 'sync' instruction,\n+ while the nps instruction set extension provides 'sync.rd' and\n+ 'sync.wr'. The rd/wr flags are instruction flags, not part of the\n+ mnemonic, so we end up with two groups for the sync instruction, the\n+ first within the core arc instruction table, and the second within the\n+ nps extension instructions. */\n+\n+const struct arc_opcode arc_opcodes[] =\n+{\n+\n+ /* STL and STDL instructions. */\n+ STL\n+ STDL\n+\n+#include \"arc64-tbl.h\"\n+\n+ FP_TOP (fhmadd , FMADD , HALF)\n+ FP_TOP (fhmsub , FMSUB , HALF)\n+ FP_TOP (fhnmadd, FNMADD, HALF)\n+ FP_TOP (fhnmsub, FNMSUB, HALF)\n+\n+ FP_TOP (fsmadd , FMADD , SINGLE)\n+ FP_TOP (fsmsub , FMSUB , SINGLE)\n+ FP_TOP (fsnmadd, FNMADD, SINGLE)\n+ FP_TOP (fsnmsub, FNMSUB, SINGLE)\n+\n+ FP_TOP (fdmadd , FMADD , DOUBLE)\n+ FP_TOP (fdmsub , FMSUB , DOUBLE)\n+ FP_TOP (fdnmadd, FNMADD, DOUBLE)\n+ FP_TOP (fdnmsub, FNMSUB, DOUBLE)\n+\n+ /* Vectors. */\n+ FP_TOP (vfhmadd , VFMADD , HALF)\n+ FP_TOP (vfhmsub , VFMSUB , HALF)\n+ FP_TOP (vfhnmadd, VFNMADD, HALF)\n+ FP_TOP (vfhnmsub, VFNMSUB, HALF)\n+ FP_TOP (vfhmadds , VFMADDS , HALF)\n+ FP_TOP (vfhmsubs , VFMSUBS , HALF)\n+ FP_TOP (vfhnmadds, VFNMADDS, HALF)\n+ FP_TOP (vfhnmsubs, VFNMSUBS, HALF)\n+\n+ FP_TOP (vfsmadd , VFMADD , SINGLE)\n+ FP_TOP (vfsmsub , VFMSUB , SINGLE)\n+ FP_TOP (vfsnmadd, VFNMADD, SINGLE)\n+ FP_TOP (vfsnmsub, VFNMSUB, SINGLE)\n+ FP_TOP (vfsmadds , VFMADDS , SINGLE)\n+ FP_TOP (vfsmsubs , VFMSUBS , SINGLE)\n+ FP_TOP (vfsnmadds, VFNMADDS, SINGLE)\n+ FP_TOP (vfsnmsubs, VFNMSUBS, SINGLE)\n+\n+ FP_TOP_D (vfdmadd , VFMADD , DOUBLE)\n+ FP_TOP_D (vfdmsub , VFMSUB , DOUBLE)\n+ FP_TOP_D (vfdnmadd, VFNMADD, DOUBLE)\n+ FP_TOP_D (vfdnmsub, VFNMSUB, DOUBLE)\n+ FP_TOP_D (vfdmadds , VFMADDS , DOUBLE)\n+ FP_TOP_D (vfdmsubs , VFMSUBS , DOUBLE)\n+ FP_TOP_D (vfdnmadds, VFNMADDS, DOUBLE)\n+ FP_TOP_D (vfdnmsubs, VFNMSUBS, DOUBLE)\n+\n+ /* 2OPS. */\n+ FP_DOP (fhadd , FADD , HALF)\n+ FP_DOP (fhsub , FSUB , HALF)\n+ FP_DOP (fhmul , FMUL , HALF)\n+ FP_DOP (fhdiv , FDIV , HALF)\n+ FP_DOP (fhmin , FMIN , HALF)\n+ FP_DOP (fhmax , FMAX , HALF)\n+ FP_DOP (fhsgnj , FSGNJ , HALF)\n+ FP_DOP (fhsgnjn, FSGNJN, HALF)\n+ FP_DOP (fhsgnjx, FSGNJX, HALF)\n+\n+ FP_DOP (fsadd , FADD , SINGLE)\n+ FP_DOP (fssub , FSUB , SINGLE)\n+ FP_DOP (fsmul , FMUL , SINGLE)\n+ FP_DOP (fsdiv , FDIV , SINGLE)\n+ FP_DOP (fsmin , FMIN , SINGLE)\n+ FP_DOP (fsmax , FMAX , SINGLE)\n+ FP_DOP (fssgnj , FSGNJ , SINGLE)\n+ FP_DOP (fssgnjn, FSGNJN, SINGLE)\n+ FP_DOP (fssgnjx, FSGNJX, SINGLE)\n+\n+ FP_DOP (fdadd , FADD , DOUBLE)\n+ FP_DOP (fdsub , FSUB , DOUBLE)\n+ FP_DOP (fdmul , FMUL , DOUBLE)\n+ FP_DOP (fddiv , FDIV , DOUBLE)\n+ FP_DOP (fdmin , FMIN , DOUBLE)\n+ FP_DOP (fdmax , FMAX , DOUBLE)\n+ FP_DOP (fdsgnj , FSGNJ , DOUBLE)\n+ FP_DOP (fdsgnjn, FSGNJN, DOUBLE)\n+ FP_DOP (fdsgnjx, FSGNJX, DOUBLE)\n+\n+ FP_DOP_C (fhcmp , FCMP , HALF)\n+ FP_DOP_C (fhcmpf, FCMPF, HALF)\n+ FP_DOP_C (fscmp , FCMP , SINGLE)\n+ FP_DOP_C (fscmpf, FCMPF, SINGLE)\n+ FP_DOP_C (fdcmp , FCMP , DOUBLE)\n+ FP_DOP_C (fdcmpf, FCMPF, DOUBLE)\n+\n+ /* Vectors. */\n+ FP_DOP (vfhadd , VFADD , HALF)\n+ FP_DOP (vfhsub , VFSUB , HALF)\n+ FP_DOP (vfhmul , VFMUL , HALF)\n+ FP_DOP (vfhdiv , VFDIV , HALF)\n+ FP_DOP (vfhadds, VFADDS, HALF)\n+ FP_DOP (vfhsubs, VFSUBS, HALF)\n+ FP_DOP (vfhmuls, VFMULS, HALF)\n+ FP_DOP (vfhdivs, VFDIVS, HALF)\n+\n+ FP_DOP (vfhunpkl , VFUNPKL , HALF)\n+ FP_DOP (vfhunpkm , VFUNPKM , HALF)\n+ FP_DOP (vfhpackl , VFPACKL , HALF)\n+ FP_DOP (vfhpackm , VFPACKM , HALF)\n+ FP_DOP (vfhbflyl , VFBFLYL , HALF)\n+ FP_DOP (vfhbflym , VFBFLYM , HALF)\n+ FP_DOP (vfhaddsub, VFADDSUB, HALF)\n+ FP_DOP (vfhsubadd, VFSUBADD, HALF)\n+\n+ FP_DOP (vfsadd , VFADD , SINGLE)\n+ FP_DOP (vfssub , VFSUB , SINGLE)\n+ FP_DOP (vfsmul , VFMUL , SINGLE)\n+ FP_DOP (vfsdiv , VFDIV , SINGLE)\n+ FP_DOP (vfsadds, VFADDS, SINGLE)\n+ FP_DOP (vfssubs, VFSUBS, SINGLE)\n+ FP_DOP (vfsmuls, VFMULS, SINGLE)\n+ FP_DOP (vfsdivs, VFDIVS, SINGLE)\n+\n+ FP_DOP (vfsunpkl , VFUNPKL , SINGLE)\n+ FP_DOP (vfsunpkm , VFUNPKM , SINGLE)\n+ FP_DOP (vfspackl , VFPACKL , SINGLE)\n+ FP_DOP (vfspackm , VFPACKM , SINGLE)\n+ FP_DOP (vfsbflyl , VFBFLYL , SINGLE)\n+ FP_DOP (vfsbflym , VFBFLYM , SINGLE)\n+ FP_DOP (vfsaddsub, VFADDSUB, SINGLE)\n+ FP_DOP (vfssubadd, VFSUBADD, SINGLE)\n+\n+ FP_DOP_D (vfdadd , VFADD , DOUBLE)\n+ FP_DOP_D (vfdsub , VFSUB , DOUBLE)\n+ FP_DOP_D (vfdmul , VFMUL , DOUBLE)\n+ FP_DOP_D (vfddiv , VFDIV , DOUBLE)\n+ FP_DOP_D (vfdadds, VFADDS, DOUBLE)\n+ FP_DOP_D (vfdsubs, VFSUBS, DOUBLE)\n+ FP_DOP_D (vfdmuls, VFMULS, DOUBLE)\n+ FP_DOP_D (vfddivs, VFDIVS, DOUBLE)\n+\n+ FP_DOP_D (vfdunpkl , VFUNPKL , DOUBLE)\n+ FP_DOP_D (vfdunpkm , VFUNPKM , DOUBLE)\n+ FP_DOP_D (vfdpackl , VFPACKL , DOUBLE)\n+ FP_DOP_D (vfdpackm , VFPACKM , DOUBLE)\n+ FP_DOP_D (vfdbflyl , VFBFLYL , DOUBLE)\n+ FP_DOP_D (vfdbflym , VFBFLYM , DOUBLE)\n+ FP_DOP_D (vfdaddsub, VFADDSUB, DOUBLE)\n+ FP_DOP_D (vfdsubadd, VFSUBADD, DOUBLE)\n+\n+ FP_SOP (fhsqrt, FSQRT, HALF)\n+ FP_SOP (fssqrt, FSQRT, SINGLE)\n+ FP_SOP (fdsqrt, FSQRT, DOUBLE)\n+ FP_SOP (vfhsqrt, VFSQRT, HALF)\n+ FP_SOP (vfssqrt, VFSQRT, SINGLE)\n+ FP_SOP_D (vfdsqrt, VFSQRT,DOUBLE)\n+\n+ FP_SOP (vfhexch, VFEXCH, HALF)\n+ FP_SOP (vfsexch, VFEXCH, SINGLE)\n+ FP_SOP_D (vfdexch, VFEXCH, DOUBLE)\n+\n+ FP_COP (fhmov, FMOV, HALF)\n+ FP_COP (fsmov, FMOV, SINGLE)\n+ FP_COP (fdmov, FMOV, DOUBLE)\n+ FP_COP (vfhmov, VFMOV, HALF)\n+ FP_COP (vfsmov, VFMOV, SINGLE)\n+ FP_COP (vfdmov, VFMOV, DOUBLE)\n+\n+ FP_CVI2F (fuint2s, FUINT2S, 0x00)\n+ FP_CVI2F (fuint2d, FUINT2D, 0x00)\n+ FP_CVI2F (ful2s, FUL2S, 0x00)\n+ FP_CVI2F (ful2d, FUL2D, 0x00)\n+\n+ FP_CVF2I (fs2uint, FS2UINT, 0x01)\n+ FP_CVF2I (fs2ul, FS2UL, 0x01)\n+ FP_CVF2I (fd2uint, FD2UINT, 0x01)\n+ FP_CVF2I (fd2ul, FD2UL, 0x01)\n+\n+ FP_CVI2F (fint2s, FINT2S, 0x02)\n+ FP_CVI2F (fint2d, FINT2D, 0x02)\n+ FP_CVI2F (fl2s, FL2S, 0x02)\n+ FP_CVI2F (fl2d, FL2D, 0x02)\n+\n+ FP_CVF2I (fs2int, FS2INT, 0x03)\n+ FP_CVF2I (fs2l, FS2L, 0x03)\n+ FP_CVF2I (fd2int, FD2INT, 0x03)\n+ FP_CVF2I (fd2l, FD2L, 0x03)\n+\n+ FP_CVF2F (fs2d, FS2D, 0x04)\n+ FP_CVF2F (fd2s, FD2S, 0x04)\n+\n+ FP_RND (fsrnd, FSRND, 0x06)\n+ FP_RND (fdrnd, FDRND, 0x06)\n+\n+ FP_CVF2I (fs2uint_rz, F2UINT_RZ, 0x09)\n+ FP_CVF2I (fs2ul_rz, FS2UL_RZ, 0x09)\n+ FP_CVF2I (fd2uint_rz, FD2UINT_RZ, 0x09)\n+ FP_CVF2I (fd2ul_rz, FD2UL_RZ, 0x09)\n+\n+ FP_CVF2I (fs2int_rz, FSINT_RZ, 0x0B)\n+ FP_CVF2I (fs2l_rz, FS2L_RZ, 0x0B)\n+ FP_CVF2I (fd2int_rz, FD2INT_RZ, 0x0B)\n+ FP_CVF2I (fd2l_rz, FD2L_RZ, 0x0B)\n+\n+ FP_RND (fsrnd_rz, FSRND_RZ, 0x0E)\n+ FP_RND (fdrnd_rz, FDRND_RZ, 0x0E)\n+\n+ FMVI2F (fmvi2s, FMVI2S, 0x10)\n+ FMVI2F (fmvl2d, FMVL2D, 0x10)\n+\n+ FMVF2I (fmvs2i, FMVS2I, 0x11)\n+ FMVF2I (fmvd2l, FMVD2L, 0x11)\n+\n+ FP_CVF2F (fs2h, FS2H, 0x14)\n+ FP_CVF2F (fh2s, FH2S, 0x15)\n+ FP_CVF2F (fs2h_rz, FS2H_RZ, 0x1C)\n+\n+ FP_LOAD (fld16, 0x02, 0)\n+ FP_LOAD (fld32, 0x00, 0)\n+ FP_LOAD (fld64, 0x01, 0)\n+ FP_LOAD (fldd32, 0x00, 1)\n+ FP_LOAD (fldd64, 0x01, 1)\n+\n+ FP_STORE (fst16, 0x02, 0)\n+ FP_STORE (fst32, 0x00, 0)\n+ FP_STORE (fst64, 0x01, 0)\n+ FP_STORE (fstd32, 0x00, 1)\n+ FP_STORE (fstd64, 0x01, 1)\n+\n+ FP_EXT (vfhext, HALF)\n+ FP_EXT (vfsext, SINGLE)\n+ FP_EXT (vfdext, DOUBLE)\n+\n+ FP_INS (vfhins, HALF)\n+ FP_INS (vfsins, SINGLE)\n+ FP_INS (vfdins, DOUBLE)\n+\n+ FP_REP (vfhrep, HALF)\n+ FP_REP (vfsrep, SINGLE)\n+ FP_REP (vfdrep, DOUBLE)\n+\n+#undef FLAGS_F\n+#define FLAGS_F { 0 }\n+\n+#undef FLAGS_CCF\n+#define FLAGS_CCF { C_CC }\n+\n+#undef FIELDF\n+#define FIELDF 0x0\n+\n+ EXTINSN3OP (\"vmin2\", ARC_OPCODE_ARC32, MOVE, NONE, F32_GEN4, 0x11)\n+ EXTINSN3OP (\"vmax2\", ARC_OPCODE_ARC32, MOVE, NONE, F32_GEN4, 0x0b)\n+\n+#undef HARD_FIELDF\n+#define HARD_FIELDF (0x01 << 15)\n+\n+ EXTINSN3OP (\"vmin2\", ARC_OPCODE_ARC64, MOVE, NONE, F32_EXT5, 0x38)\n+ EXTINSN3OP (\"vmax2\", ARC_OPCODE_ARC64, MOVE, NONE, F32_EXT5, 0x39)\n+\n+ EXTINSN3OP (\"vpack4hl\", ARC_OPCODE_ARC64, MOVE, NONE, F32_GEN_OP64, 0x30)\n+ EXTINSN3OP (\"vpack4hm\", ARC_OPCODE_ARC64, MOVE, NONE, F32_GEN_OP64, 0x31)\n+ EXTINSN3OP (\"vpack2wl\", ARC_OPCODE_ARC64, MOVE, NONE, F32_GEN_OP64, 0x32)\n+ EXTINSN3OP (\"vpack2wm\", ARC_OPCODE_ARC64, MOVE, NONE, F32_GEN_OP64, 0x33)\n+ EXTINSN3OP (\"vpack2hm\", ARC_OPCODE_ARC32 | ARC_OPCODE_ARC64, MOVE, NONE,\n+\t F32_EXT5, 0x29)\n+\n+#undef HARD_FIELDF\n+#define HARD_FIELDF (0x0)\n+\n+ OP64INSN3OP (\"mpyl\", ARC_OPCODE_ARC64, ARITH, NONE, F32_GEN_OP64, 0x30)\n+ OP64INSN3OP (\"mpyml\", ARC_OPCODE_ARC64, ARITH, NONE, F32_GEN_OP64, 0x31)\n+ OP64INSN3OP (\"mpymul\", ARC_OPCODE_ARC64, ARITH, NONE, F32_GEN_OP64, 0x32)\n+ OP64INSN3OP (\"mpymsul\", ARC_OPCODE_ARC64, ARITH, NONE, F32_GEN_OP64, 0x33)\n+\n+ EXTINSN3OP (\"vpack2hl\", ARC_OPCODE_ARC32 | ARC_OPCODE_ARC64, MOVE, NONE,\n+\t F32_EXT5, 0x29)\n+\n+ { NULL, 0, 0, 0, 0, 0, { 0 }, { 0 } }\n+};\ndiff --git a/opcodes/arcxx-opc.inc b/opcodes/arcxx-opc.inc\nnew file mode 100644\nindex 00000000000..7c72e5f9019\n--- /dev/null\n+++ b/opcodes/arcxx-opc.inc\n@@ -0,0 +1,1840 @@\n+/* Opcode table for the ARC.\n+ Copyright (C) 1994-2023 Free Software Foundation, Inc.\n+\n+ Contributed by Claudiu Zissulescu (claziss@synopsys.com)\n+\n+ This file is part of libopcodes.\n+\n+ This library is free software; you can redistribute it and/or modify\n+ it under the terms of the GNU General Public License as published by\n+ the Free Software Foundation; either version 3, or (at your option)\n+ any later version.\n+\n+ It is distributed in the hope that it will be useful, but WITHOUT\n+ ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n+ or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public\n+ License for more details.\n+\n+ You should have received a copy of the GNU General Public License\n+ along with this program; if not, write to the Free Software Foundation,\n+ Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */\n+\n+#include \"sysdep.h\"\n+#include \n+#include \"bfd.h\"\n+#include \"opcode/arc.h\"\n+#include \"opintl.h\"\n+#include \"libiberty.h\"\n+\n+/* ARC NPS400 Support: The ARC NPS400 core is an ARC700 with some\n+ custom instructions. All NPS400 features are built into all ARC\n+ target builds as this reduces the chances that regressions might\n+ creep in. */\n+\n+/* Insert RA register into a 32-bit opcode, with checks. */\n+\n+static unsigned long long\n+insert_ra_chk (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value == 60)\n+ *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n+\n+ return insn | (value & 0x3F);\n+}\n+\n+/* Insert RB register into a 32-bit opcode. */\n+\n+static unsigned long long\n+insert_rb (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);\n+}\n+\n+/* Insert RB register into a push(d)l/pop(d)l instruction. */\n+\n+static unsigned long long\n+insert_rbb (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ return insn | ((value & 0x07) << 8) | (((value >> 3) & 0x07) << 1);\n+}\n+\n+/* Insert RB register with checks. */\n+\n+static unsigned long long\n+insert_rb_chk (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value == 60)\n+ *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n+\n+ return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);\n+}\n+\n+/* Insert a floating point register into fs2 slot. */\n+\n+static unsigned long long\n+insert_fs2 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x03) << 12);\n+}\n+\n+/* Insert address writeback mode for 128-bit loads. */\n+\n+static unsigned long long\n+insert_qq (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ return insn | ((value & 0x01) << 11) | ((value & 0x02) << (6-1));\n+}\n+\n+static long long\n+extract_rb (unsigned long long insn,\n+\t bool *invalid)\n+{\n+ int value = (((insn >> 12) & 0x07) << 3) | ((insn >> 24) & 0x07);\n+\n+ if (value == 0x3e && invalid)\n+ *invalid = true; /* A limm operand, it should be extracted in a\n+\t\t\tdifferent way. */\n+\n+ return value;\n+}\n+\n+static long long\n+extract_rbb (unsigned long long insn,\n+\t bool *invalid)\n+{\n+ int value = (((insn >> 1) & 0x07) << 3) | ((insn >> 8) & 0x07);\n+\n+ if (value == 0x3e && invalid)\n+ *invalid = true; /* A limm operand, it should be extracted in a\n+\t\t\tdifferent way. */\n+\n+ return value;\n+}\n+\n+/* Extract the floating point register number from fs2 slot. */\n+\n+static long long\n+extract_fs2 (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ long long value;\n+ value = (((insn >> 12) & 0x03) << 3) | ((insn >> 24) & 0x07);\n+ return value;\n+}\n+\n+/* Extract address writeback mode for 128-bit loads. */\n+\n+static long long\n+extract_qq (unsigned long long insn,\n+\t bool * invalid ATTRIBUTE_UNUSED)\n+{\n+ long long value;\n+ value = ((insn & 0x800) >> 11) | ((insn & 0x40) >> (6 - 1));\n+ return value;\n+}\n+\n+static unsigned long long\n+insert_rad (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value & 0x01)\n+ *errmsg = _(\"cannot use odd number destination register\");\n+ if (value == 60)\n+ *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n+\n+ return insn | (value & 0x3F);\n+}\n+\n+static unsigned long long\n+insert_rcd (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value & 0x01)\n+ *errmsg = _(\"cannot use odd number source register\");\n+\n+ return insn | ((value & 0x3F) << 6);\n+}\n+\n+static unsigned long long\n+insert_rbd (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value & 0x01)\n+ *errmsg = _(\"cannot use odd number source register\");\n+ if (value == 60)\n+ *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n+\n+ return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);\n+}\n+\n+/* Dummy insert ZERO operand function. */\n+\n+static unsigned long long\n+insert_za (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value)\n+ *errmsg = _(\"operand is not zero\");\n+ return insn;\n+}\n+\n+/* Insert Y-bit in bbit/br instructions. This function is called only\n+ when solving fixups. */\n+\n+static unsigned long long\n+insert_Ybit (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ if (value > 0)\n+ insn |= 0x08;\n+\n+ return insn;\n+}\n+\n+/* Insert Y-bit in bbit/br instructions. This function is called only\n+ when solving fixups. */\n+\n+static unsigned long long\n+insert_NYbit (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ if (value < 0)\n+ insn |= 0x08;\n+\n+ return insn;\n+}\n+\n+/* Insert H register into a 16-bit opcode. */\n+\n+static unsigned long long\n+insert_rhv1 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x07);\n+}\n+\n+static long long\n+extract_rhv1 (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = ((insn & 0x7) << 3) | ((insn >> 5) & 0x7);\n+\n+ return value;\n+}\n+\n+/* Insert H register into a 16-bit opcode. */\n+\n+static unsigned long long\n+insert_rhv2 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value == 0x1E)\n+ *errmsg = _(\"register R30 is a limm indicator\");\n+ else if (value < 0 || value > 31)\n+ *errmsg = _(\"register out of range\");\n+ return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x03);\n+}\n+\n+static long long\n+extract_rhv2 (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = ((insn >> 5) & 0x07) | ((insn & 0x03) << 3);\n+\n+ return value;\n+}\n+\n+static unsigned long long\n+insert_r0 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 0)\n+ *errmsg = _(\"register must be R0\");\n+ return insn;\n+}\n+\n+static long long\n+extract_r0 (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 0;\n+}\n+\n+\n+static unsigned long long\n+insert_r1 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 1)\n+ *errmsg = _(\"register must be R1\");\n+ return insn;\n+}\n+\n+static long long\n+extract_r1 (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool* invalid ATTRIBUTE_UNUSED)\n+{\n+ return 1;\n+}\n+\n+static unsigned long long\n+insert_r2 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 2)\n+ *errmsg = _(\"register must be R2\");\n+ return insn;\n+}\n+\n+static long long\n+extract_r2 (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 2;\n+}\n+\n+static unsigned long long\n+insert_r3 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 3)\n+ *errmsg = _(\"register must be R3\");\n+ return insn;\n+}\n+\n+static long long\n+extract_r3 (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 3;\n+}\n+\n+static unsigned long long\n+insert_sp (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 28)\n+ *errmsg = _(\"register must be SP\");\n+ return insn;\n+}\n+\n+static long long\n+extract_sp (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 28;\n+}\n+\n+static unsigned long long\n+insert_gp (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 26\n+ && value != 30)\n+ *errmsg = _(\"register must be GP\");\n+ return insn;\n+}\n+\n+static long long\n+extract_gp (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 26;\n+}\n+\n+static unsigned long long\n+insert_pcl (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 63)\n+ *errmsg = _(\"register must be PCL\");\n+ return insn;\n+}\n+\n+static long long\n+extract_pcl (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 63;\n+}\n+\n+static unsigned long long\n+insert_blink (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 31)\n+ *errmsg = _(\"register must be BLINK\");\n+ return insn;\n+}\n+\n+static long long\n+extract_blink (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 31;\n+}\n+\n+static unsigned long long\n+insert_ilink1 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 29)\n+ *errmsg = _(\"register must be ILINK1\");\n+ return insn;\n+}\n+\n+static long long\n+extract_ilink1 (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 29;\n+}\n+\n+static unsigned long long\n+insert_ilink2 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 30)\n+ *errmsg = _(\"register must be ILINK2\");\n+ return insn;\n+}\n+\n+static long long\n+extract_ilink2 (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 30;\n+}\n+\n+static unsigned long long\n+insert_ras (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ switch (value)\n+ {\n+ case 0:\n+ case 1:\n+ case 2:\n+ case 3:\n+ insn |= value;\n+ break;\n+ case 12:\n+ case 13:\n+ case 14:\n+ case 15:\n+ insn |= (value - 8);\n+ break;\n+ default:\n+ *errmsg = _(\"register must be either r0-r3 or r12-r15\");\n+ break;\n+ }\n+ return insn;\n+}\n+\n+static long long\n+extract_ras (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = insn & 0x07;\n+\n+ if (value > 3)\n+ return (value + 8);\n+ else\n+ return value;\n+}\n+\n+static unsigned long long\n+insert_rbs (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ switch (value)\n+ {\n+ case 0:\n+ case 1:\n+ case 2:\n+ case 3:\n+ insn |= value << 8;\n+ break;\n+ case 12:\n+ case 13:\n+ case 14:\n+ case 15:\n+ insn |= ((value - 8)) << 8;\n+ break;\n+ default:\n+ *errmsg = _(\"register must be either r0-r3 or r12-r15\");\n+ break;\n+ }\n+ return insn;\n+}\n+\n+static long long\n+extract_rbs (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = (insn >> 8) & 0x07;\n+\n+ if (value > 3)\n+ return (value + 8);\n+ else\n+ return value;\n+}\n+\n+static unsigned long long\n+insert_rcs (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ switch (value)\n+ {\n+ case 0:\n+ case 1:\n+ case 2:\n+ case 3:\n+ insn |= value << 5;\n+ break;\n+ case 12:\n+ case 13:\n+ case 14:\n+ case 15:\n+ insn |= ((value - 8)) << 5;\n+ break;\n+ default:\n+ *errmsg = _(\"register must be either r0-r3 or r12-r15\");\n+ break;\n+ }\n+ return insn;\n+}\n+\n+static long long\n+extract_rcs (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = (insn >> 5) & 0x07;\n+\n+ if (value > 3)\n+ return (value + 8);\n+ else\n+ return value;\n+}\n+\n+static unsigned long long\n+insert_simm3s (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ int tmp = 0;\n+ switch (value)\n+ {\n+ case -1:\n+ tmp = 0x07;\n+ break;\n+ case 0:\n+ tmp = 0x00;\n+ break;\n+ case 1:\n+ tmp = 0x01;\n+ break;\n+ case 2:\n+ tmp = 0x02;\n+ break;\n+ case 3:\n+ tmp = 0x03;\n+ break;\n+ case 4:\n+ tmp = 0x04;\n+ break;\n+ case 5:\n+ tmp = 0x05;\n+ break;\n+ case 6:\n+ tmp = 0x06;\n+ break;\n+ default:\n+ *errmsg = _(\"accepted values are from -1 to 6\");\n+ break;\n+ }\n+\n+ insn |= tmp << 8;\n+ return insn;\n+}\n+\n+static long long\n+extract_simm3s (unsigned long long insn,\n+\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = (insn >> 8) & 0x07;\n+\n+ if (value == 7)\n+ return -1;\n+ else\n+ return value;\n+}\n+\n+static unsigned long long\n+insert_rrange (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ int reg1 = (value >> 16) & 0xFFFF;\n+ int reg2 = value & 0xFFFF;\n+\n+ if (reg1 != 13)\n+ *errmsg = _(\"first register of the range should be r13\");\n+ else if (reg2 < 13 || reg2 > 26)\n+ *errmsg = _(\"last register of the range doesn't fit\");\n+ else\n+ insn |= ((reg2 - 12) & 0x0F) << 1;\n+ return insn;\n+}\n+\n+static long long\n+extract_rrange (unsigned long long insn,\n+\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (insn >> 1) & 0x0F;\n+}\n+\n+static unsigned long long\n+insert_r13el (unsigned long long insn,\n+\t long long int value,\n+\t const char **errmsg)\n+{\n+ if (value != 13)\n+ {\n+ *errmsg = _(\"invalid register number, should be fp\");\n+ return insn;\n+ }\n+\n+ insn |= 0x02;\n+ return insn;\n+}\n+\n+static unsigned long long\n+insert_fpel (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 27)\n+ {\n+ *errmsg = _(\"invalid register number, should be fp\");\n+ return insn;\n+ }\n+\n+ insn |= 0x0100;\n+ return insn;\n+}\n+\n+static long long\n+extract_fpel (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (insn & 0x0100) ? 27 : -1;\n+}\n+\n+static unsigned long long\n+insert_blinkel (unsigned long long insn,\n+\t\tlong long value,\n+\t\tconst char **errmsg)\n+{\n+ if (value != 31)\n+ {\n+ *errmsg = _(\"invalid register number, should be blink\");\n+ return insn;\n+ }\n+\n+ insn |= 0x0200;\n+ return insn;\n+}\n+\n+static long long\n+extract_blinkel (unsigned long long insn,\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (insn & 0x0200) ? 31 : -1;\n+}\n+\n+static unsigned long long\n+insert_pclel (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg)\n+{\n+ if (value != 63)\n+ {\n+ *errmsg = _(\"invalid register number, should be pcl\");\n+ return insn;\n+ }\n+\n+ insn |= 0x0400;\n+ return insn;\n+}\n+\n+static long long\n+extract_pclel (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (insn & 0x0400) ? 63 : -1;\n+}\n+\n+#define INSERT_W6\n+\n+/* mask = 00000000000000000000111111000000\n+ insn = 00011bbb000000000BBBwwwwwwDaaZZ1. */\n+\n+static unsigned long long\n+insert_w6 (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ insn |= ((value >> 0) & 0x003f) << 6;\n+\n+ return insn;\n+}\n+\n+#define EXTRACT_W6\n+\n+/* mask = 00000000000000000000111111000000. */\n+\n+static long long\n+extract_w6 (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = 0;\n+\n+ value |= ((insn >> 6) & 0x003f) << 0;\n+\n+ /* Extend the sign. */\n+ int signbit = 1 << 5;\n+ value = (value ^ signbit) - signbit;\n+\n+ return value;\n+}\n+\n+#define INSERT_G_S\n+\n+/* mask = 0000011100022000\n+ insn = 01000ggghhhGG0HH. */\n+\n+static unsigned long long\n+insert_g_s (unsigned long long insn,\n+\t long long value,\n+\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ insn |= ((value >> 0) & 0x0007) << 8;\n+ insn |= ((value >> 3) & 0x0003) << 3;\n+\n+ return insn;\n+}\n+\n+#define EXTRACT_G_S\n+\n+/* mask = 0000011100022000. */\n+\n+static long long\n+extract_g_s (unsigned long long insn,\n+\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = 0;\n+ int signbit = 1 << (6 - 1);\n+\n+ value |= ((insn >> 8) & 0x0007) << 0;\n+ value |= ((insn >> 3) & 0x0003) << 3;\n+\n+ /* Extend the sign. */\n+ value = (value ^ signbit) - signbit;\n+\n+ return value;\n+}\n+\n+/* ARC NPS400 Support: See comment near head of file. */\n+#define MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(NAME,OFFSET) \\\n+static unsigned long long\t\t\t\t\t \\\n+ insert_nps_3bit_reg_at_##OFFSET##_##NAME\t\t\t \\\n+ (unsigned long long insn,\t\t\t\t\t \\\n+ long long value,\t\t\t\t\t\t \\\n+ const char **errmsg)\t\t\t\t\t\t \\\n+{\t\t\t\t\t\t\t\t \\\n+ switch (value)\t\t\t\t\t\t \\\n+ {\t\t\t\t\t\t\t\t \\\n+ case 0:\t\t\t\t\t\t\t \\\n+ case 1:\t\t\t\t\t\t\t \\\n+ case 2:\t\t\t\t\t\t\t \\\n+ case 3:\t\t\t\t\t\t\t \\\n+ insn |= value << (OFFSET);\t\t\t\t \\\n+ break;\t\t\t\t\t\t\t \\\n+ case 12:\t\t\t\t\t\t\t \\\n+ case 13:\t\t\t\t\t\t\t \\\n+ case 14:\t\t\t\t\t\t\t \\\n+ case 15:\t\t\t\t\t\t\t \\\n+ insn |= (value - 8) << (OFFSET);\t\t\t\t \\\n+ break;\t\t\t\t\t\t\t \\\n+ default:\t\t\t\t\t\t\t \\\n+ *errmsg = _(\"register must be either r0-r3 or r12-r15\"); \\\n+ break;\t\t\t\t\t\t\t \\\n+ }\t\t\t\t\t\t\t\t \\\n+ return insn;\t\t\t\t\t\t\t \\\n+}\t\t\t\t\t\t\t\t \\\n+\t\t\t\t\t\t\t\t \\\n+static long long\t\t\t\t\t\t \\\n+extract_nps_3bit_reg_at_##OFFSET##_##NAME\t\t\t \\\n+ (unsigned long long insn,\t\t\t\t\t \\\n+ bool *invalid ATTRIBUTE_UNUSED)\t\t\t\t \\\n+{\t\t\t\t\t\t\t\t \\\n+ int value = (insn >> (OFFSET)) & 0x07;\t\t\t \\\n+ if (value > 3)\t\t\t\t\t\t \\\n+ value += 8;\t\t\t\t\t\t\t \\\n+ return value;\t\t\t\t\t\t\t \\\n+}\t\t\t\t\t\t\t\t \\\n+\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (dst,8)\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (dst,24)\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (dst,40)\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (dst,56)\n+\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (src2,5)\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (src2,21)\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (src2,37)\n+MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS (src2,53)\n+\n+static unsigned long long\n+insert_nps_bitop_size_2b (unsigned long long insn,\n+\t\t\t long long value,\n+\t\t\t const char **errmsg)\n+{\n+ switch (value)\n+ {\n+ case 1:\n+ value = 0;\n+ break;\n+ case 2:\n+ value = 1;\n+ break;\n+ case 4:\n+ value = 2;\n+ break;\n+ case 8:\n+ value = 3;\n+ break;\n+ default:\n+ value = 0;\n+ *errmsg = _(\"invalid size, should be 1, 2, 4, or 8\");\n+ break;\n+ }\n+\n+ insn |= value << 10;\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_bitop_size_2b (unsigned long long insn,\n+\t\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return 1 << ((insn >> 10) & 0x3);\n+}\n+\n+static unsigned long long\n+insert_nps_bitop_uimm8 (unsigned long long insn,\n+\t\t\tlong long value,\n+\t\t\tconst char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ insn |= ((value >> 5) & 7) << 12;\n+ insn |= (value & 0x1f);\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_bitop_uimm8 (unsigned long long insn,\n+\t\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (((insn >> 12) & 0x7) << 5) | (insn & 0x1f);\n+}\n+\n+static unsigned long long\n+insert_nps_rflt_uimm6 (unsigned long long insn,\n+\t\t long long value,\n+\t\t const char **errmsg)\n+{\n+ switch (value)\n+ {\n+ case 1:\n+ case 2:\n+ case 4:\n+ break;\n+\n+ default:\n+ *errmsg = _(\"invalid immediate, must be 1, 2, or 4\");\n+ value = 0;\n+ }\n+\n+ insn |= (value << 6);\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_rflt_uimm6 (unsigned long long insn,\n+\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (insn >> 6) & 0x3f;\n+}\n+\n+static unsigned long long\n+insert_nps_dst_pos_and_size (unsigned long long insn,\n+\t\t\t long long value,\n+\t\t\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ insn |= ((value & 0x1f) | (((32 - value - 1) & 0x1f) << 10));\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_dst_pos_and_size (unsigned long long insn,\n+\t\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (insn & 0x1f);\n+}\n+\n+static unsigned long long\n+insert_nps_cmem_uimm16 (unsigned long long insn,\n+\t\t\tlong long value,\n+\t\t\tconst char **errmsg)\n+{\n+ int top = (value >> 16) & 0xffff;\n+\n+ if (top != 0x0 && top != NPS_CMEM_HIGH_VALUE)\n+ *errmsg = _(\"invalid value for CMEM ld/st immediate\");\n+ insn |= (value & 0xffff);\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_cmem_uimm16 (unsigned long long insn,\n+\t\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return (NPS_CMEM_HIGH_VALUE << 16) | (insn & 0xffff);\n+}\n+\n+static unsigned long long\n+insert_nps_imm_offset (unsigned long long insn,\n+\t\t long long value,\n+\t\t const char **errmsg)\n+{\n+ switch (value)\n+ {\n+ case 0:\n+ case 16:\n+ case 32:\n+ case 48:\n+ case 64:\n+ value = value >> 4;\n+ break;\n+ default:\n+ *errmsg = _(\"invalid position, should be 0, 16, 32, 48 or 64.\");\n+ value = 0;\n+ }\n+ insn |= (value << 10);\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_imm_offset (unsigned long long insn,\n+\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return ((insn >> 10) & 0x7) * 16;\n+}\n+\n+static unsigned long long\n+insert_nps_imm_entry (unsigned long long insn,\n+\t\t long long value,\n+\t\t const char **errmsg)\n+{\n+ switch (value)\n+ {\n+ case 16:\n+ value = 0;\n+ break;\n+ case 32:\n+ value = 1;\n+ break;\n+ case 64:\n+ value = 2;\n+ break;\n+ case 128:\n+ value = 3;\n+ break;\n+ default:\n+ *errmsg = _(\"invalid position, should be 16, 32, 64 or 128.\");\n+ value = 0;\n+ }\n+ insn |= (value << 2);\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_imm_entry (unsigned long long insn,\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int imm_entry = ((insn >> 2) & 0x7);\n+ return (1 << (imm_entry + 4));\n+}\n+\n+static unsigned long long\n+insert_nps_size_16bit (unsigned long long insn,\n+\t\t long long value,\n+\t\t const char **errmsg)\n+{\n+ if ((value < 1) || (value > 64))\n+ {\n+ *errmsg = _(\"invalid size value must be on range 1-64.\");\n+ value = 0;\n+ }\n+ value = value & 0x3f;\n+ insn |= (value << 6);\n+ return insn;\n+}\n+\n+static long long\n+extract_nps_size_16bit (unsigned long long insn,\n+\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return ((insn & 0xfc0) >> 6) ? ((insn & 0xfc0) >> 6) : 64;\n+}\n+\n+\n+#define MAKE_SRC_POS_INSERT_EXTRACT_FUNCS(NAME,SHIFT)\t\t \\\n+ static unsigned long long\t\t\t\t\t \\\n+ insert_nps_##NAME##_pos (unsigned long long insn,\t\t \\\n+\t\t\t long long value,\t\t\t \\\n+\t\t\t const char **errmsg)\t\t\t \\\n+{\t\t\t\t\t\t\t\t \\\n+ switch (value)\t\t\t\t\t\t \\\n+ {\t\t\t\t\t\t\t\t \\\n+ case 0:\t\t\t\t\t\t\t \\\n+ case 8:\t\t\t\t\t\t\t \\\n+ case 16:\t\t\t\t\t\t\t \\\n+ case 24:\t\t\t\t\t\t\t \\\n+ value = value / 8;\t\t\t\t\t \\\n+ break;\t\t\t\t\t\t\t \\\n+ default:\t\t\t\t\t\t\t \\\n+ *errmsg = _(\"invalid position, should be 0, 8, 16, or 24\"); \\\n+ value = 0;\t\t\t\t\t\t\t \\\n+ }\t\t\t\t\t\t\t\t \\\n+ insn |= (value << SHIFT);\t\t\t\t\t \\\n+ return insn;\t\t\t\t\t\t\t \\\n+}\t\t\t\t\t\t\t\t \\\n+\t\t\t\t\t\t\t\t \\\n+ static long long\t\t\t\t\t\t \\\n+ extract_nps_##NAME##_pos (unsigned long long insn,\t\t \\\n+\t\t\t bool *invalid ATTRIBUTE_UNUSED)\t \\\n+ {\t\t\t\t\t\t\t\t \\\n+ return ((insn >> SHIFT) & 0x3) * 8;\t\t\t\t \\\n+ }\n+\n+MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src2, 12)\n+MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src1, 10)\n+\n+#define MAKE_BIAS_INSERT_EXTRACT_FUNCS(NAME,LOWER,UPPER,BITS,BIAS,SHIFT) \\\n+static unsigned long long\t\t\t\t\t\t\\\n+insert_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n+\t\t long long value,\t\t\t\t\t\\\n+\t\t const char **errmsg)\t\t\t\t\t\\\n+{\t\t\t\t\t\t\t\t\t\\\n+ if (value < LOWER || value > UPPER)\t\t\t\t\t\\\n+ {\t\t\t\t\t\t\t\t\t\\\n+ *errmsg = _(\"invalid size, value must be \"\t\t\t\\\n+\t\t #LOWER \" to \" #UPPER \".\");\t\t\t\t\\\n+ return insn;\t\t\t\t\t\t\t\\\n+ }\t\t\t\t\t\t\t\t\t\\\n+ value -= BIAS;\t\t\t\t\t\t\t\\\n+ insn |= (value << SHIFT);\t\t\t\t\t\t\\\n+ return insn;\t\t\t\t\t\t\t\t\\\n+}\t\t\t\t\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+static long long\t\t\t\t\t\t\t\\\n+extract_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\t\t\t\\\n+{\t\t\t\t\t\t\t\t\t\\\n+ return ((insn >> SHIFT) & ((1 << BITS) - 1)) + BIAS;\t\t\t\\\n+}\n+\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (addb_size,2,32,5,1,5)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (andb_size,1,32,5,1,5)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (fxorb_size,8,32,5,8,5)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (wxorb_size,16,32,5,16,5)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop_size,1,32,5,1,10)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (qcmp_size,1,8,3,1,9)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop1_size,1,32,5,1,20)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop2_size,1,32,5,1,25)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_width,1,32,5,1,6)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_len,1,8,3,1,2)\n+MAKE_BIAS_INSERT_EXTRACT_FUNCS (index3,4,7,2,4,0)\n+\n+static long long\n+extract_nps_qcmp_m3 (unsigned long long insn,\n+\t\t bool *invalid)\n+{\n+ int m3 = (insn >> 5) & 0xf;\n+ if (m3 == 0xf)\n+ *invalid = true;\n+ return m3;\n+}\n+\n+static long long\n+extract_nps_qcmp_m2 (unsigned long long insn,\n+\t\t bool *invalid)\n+{\n+ bool tmp_invalid = false;\n+ int m2 = (insn >> 15) & 0x1;\n+ int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);\n+\n+ if (m2 == 0 && m3 == 0xf)\n+ *invalid = true;\n+ return m2;\n+}\n+\n+static long long\n+extract_nps_qcmp_m1 (unsigned long long insn,\n+\t\t bool *invalid)\n+{\n+ bool tmp_invalid = false;\n+ int m1 = (insn >> 14) & 0x1;\n+ int m2 = extract_nps_qcmp_m2 (insn, &tmp_invalid);\n+ int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);\n+\n+ if (m1 == 0 && m2 == 0 && m3 == 0xf)\n+ *invalid = true;\n+ return m1;\n+}\n+\n+static unsigned long long\n+insert_nps_calc_entry_size (unsigned long long insn,\n+\t\t\t long long value,\n+\t\t\t const char **errmsg)\n+{\n+ unsigned pwr;\n+\n+ if (value < 1 || value > 256)\n+ {\n+ *errmsg = _(\"value out of range 1 - 256\");\n+ return 0;\n+ }\n+\n+ for (pwr = 0; (value & 1) == 0; value >>= 1)\n+ ++pwr;\n+\n+ if (value != 1)\n+ {\n+ *errmsg = _(\"value must be power of 2\");\n+ return 0;\n+ }\n+\n+ return insn | (pwr << 8);\n+}\n+\n+static long long\n+extract_nps_calc_entry_size (unsigned long long insn,\n+\t\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ unsigned entry_size = (insn >> 8) & 0xf;\n+ return 1 << entry_size;\n+}\n+\n+static unsigned long long\n+insert_nps_bitop_mod4 (unsigned long long insn,\n+\t\t long long value,\n+\t\t const char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ return insn | ((value & 0x2) << 30) | ((value & 0x1) << 47);\n+}\n+\n+static long long\n+extract_nps_bitop_mod4 (unsigned long long insn,\n+\t\t\tbool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return ((insn >> 30) & 0x2) | ((insn >> 47) & 0x1);\n+}\n+\n+static unsigned long long\n+insert_nps_bitop_dst_pos3_pos4 (unsigned long long insn,\n+\t\t\t\tlong long value,\n+\t\t\t\tconst char **errmsg ATTRIBUTE_UNUSED)\n+{\n+ return insn | (value << 42) | (value << 37);\n+}\n+\n+static long long\n+extract_nps_bitop_dst_pos3_pos4 (unsigned long long insn,\n+\t\t\t\t bool *invalid)\n+{\n+ if (((insn >> 42) & 0x1f) != ((insn >> 37) & 0x1f))\n+ *invalid = true;\n+ return ((insn >> 37) & 0x1f);\n+}\n+\n+static unsigned long long\n+insert_nps_bitop_ins_ext (unsigned long long insn,\n+\t\t\t long long value,\n+\t\t\t const char **errmsg)\n+{\n+ if (value < 0 || value > 28)\n+ *errmsg = _(\"value must be in the range 0 to 28\");\n+ return insn | (value << 20);\n+}\n+\n+static long long\n+extract_nps_bitop_ins_ext (unsigned long long insn,\n+\t\t\t bool *invalid)\n+{\n+ int value = (insn >> 20) & 0x1f;\n+\n+ if (value > 28)\n+ *invalid = true;\n+ return value;\n+}\n+\n+#define MAKE_1BASED_INSERT_EXTRACT_FUNCS(NAME,SHIFT,UPPER,BITS)\t\t\\\n+static unsigned long long\t\t\t\t\t\t\\\n+insert_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n+\t\t long long value,\t\t\t\t\t\\\n+\t\t const char **errmsg)\t\t\t\t\t\\\n+{\t\t\t\t\t\t\t\t\t\\\n+ if (value < 1 || value > UPPER)\t\t\t\t\t\\\n+ *errmsg = _(\"value must be in the range 1 to \" #UPPER);\t\t\\\n+ if (value == UPPER)\t\t\t\t\t\t\t\\\n+ value = 0;\t\t\t\t\t\t\t\t\\\n+ return insn | (value << SHIFT);\t\t\t\t\t\\\n+}\t\t\t\t\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+static long long\t\t\t\t\t\t\t\\\n+extract_nps_##NAME (unsigned long long insn,\t\t\t\t\\\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\t\t\t\\\n+{\t\t\t\t\t\t\t\t\t\\\n+ int value = (insn >> SHIFT) & ((1 << BITS) - 1);\t\t\t\\\n+ if (value == 0)\t\t\t\t\t\t\t\\\n+ value = UPPER;\t\t\t\t\t\t\t\\\n+ return value;\t\t\t\t\t\t\t\t\\\n+}\n+\n+MAKE_1BASED_INSERT_EXTRACT_FUNCS (field_size, 6, 8, 3)\n+MAKE_1BASED_INSERT_EXTRACT_FUNCS (shift_factor, 9, 8, 3)\n+MAKE_1BASED_INSERT_EXTRACT_FUNCS (bits_to_scramble, 12, 8, 3)\n+MAKE_1BASED_INSERT_EXTRACT_FUNCS (bdlen_max_len, 5, 256, 8)\n+MAKE_1BASED_INSERT_EXTRACT_FUNCS (bd_num_buff, 6, 8, 3)\n+MAKE_1BASED_INSERT_EXTRACT_FUNCS (pmu_num_job, 6, 4, 2)\n+MAKE_1BASED_INSERT_EXTRACT_FUNCS (proto_size, 16, 64, 6)\n+\n+static unsigned long long\n+insert_nps_min_hofs (unsigned long long insn,\n+\t\t long long value,\n+\t\t const char **errmsg)\n+{\n+ if (value < 0 || value > 240)\n+ *errmsg = _(\"value must be in the range 0 to 240\");\n+ if ((value % 16) != 0)\n+ *errmsg = _(\"value must be a multiple of 16\");\n+ value = value / 16;\n+ return insn | (value << 6);\n+}\n+\n+static long long\n+extract_nps_min_hofs (unsigned long long insn,\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = (insn >> 6) & 0xF;\n+ return value * 16;\n+}\n+\n+#define MAKE_INSERT_NPS_ADDRTYPE(NAME, VALUE)\t\t\t \\\n+ static unsigned long long\t\t\t\t\t \\\n+insert_nps_##NAME (unsigned long long insn,\t\t\t \\\n+\t\t long long value,\t\t\t\t \\\n+\t\t const char **errmsg)\t\t\t\t \\\n+{\t\t\t\t\t\t\t\t \\\n+ if (value != ARC_NPS400_ADDRTYPE_##VALUE)\t\t\t \\\n+ *errmsg = _(\"invalid address type for operand\");\t\t \\\n+ return insn;\t\t\t\t\t\t\t \\\n+}\t\t\t\t\t\t\t\t \\\n+\t\t\t\t\t\t\t\t \\\n+static long long\t\t\t\t\t\t \\\n+extract_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED,\t \\\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\t\t \\\n+{\t\t\t\t\t\t\t\t \\\n+ return ARC_NPS400_ADDRTYPE_##VALUE;\t\t\t\t \\\n+}\n+\n+MAKE_INSERT_NPS_ADDRTYPE (bd, BD)\n+MAKE_INSERT_NPS_ADDRTYPE (jid, JID)\n+MAKE_INSERT_NPS_ADDRTYPE (lbd, LBD)\n+MAKE_INSERT_NPS_ADDRTYPE (mbd, MBD)\n+MAKE_INSERT_NPS_ADDRTYPE (sd, SD)\n+MAKE_INSERT_NPS_ADDRTYPE (sm, SM)\n+MAKE_INSERT_NPS_ADDRTYPE (xa, XA)\n+MAKE_INSERT_NPS_ADDRTYPE (xd, XD)\n+MAKE_INSERT_NPS_ADDRTYPE (cd, CD)\n+MAKE_INSERT_NPS_ADDRTYPE (cbd, CBD)\n+MAKE_INSERT_NPS_ADDRTYPE (cjid, CJID)\n+MAKE_INSERT_NPS_ADDRTYPE (clbd, CLBD)\n+MAKE_INSERT_NPS_ADDRTYPE (cm, CM)\n+MAKE_INSERT_NPS_ADDRTYPE (csd, CSD)\n+MAKE_INSERT_NPS_ADDRTYPE (cxa, CXA)\n+MAKE_INSERT_NPS_ADDRTYPE (cxd, CXD)\n+\n+static unsigned long long\n+insert_nps_rbdouble_64 (unsigned long long insn,\n+\t\t\tlong long value,\n+\t\t\tconst char **errmsg)\n+{\n+ if (value < 0 || value > 31)\n+ *errmsg = _(\"value must be in the range 0 to 31\");\n+ return insn | (value << 43) | (value << 48);\n+}\n+\n+\n+static long long\n+extract_nps_rbdouble_64 (unsigned long long insn,\n+\t\t\t bool *invalid)\n+{\n+ int value1 = (insn >> 43) & 0x1F;\n+ int value2 = (insn >> 48) & 0x1F;\n+\n+ if (value1 != value2)\n+ *invalid = true;\n+\n+ return value1;\n+}\n+\n+static unsigned long long\n+insert_nps_misc_imm_offset (unsigned long long insn,\n+\t\t\t long long value,\n+\t\t\t const char **errmsg)\n+{\n+ if (value & 0x3)\n+ {\n+ *errmsg = _(\"invalid position, should be one of: 0,4,8,...124.\");\n+ value = 0;\n+ }\n+ insn |= (value << 6);\n+ return insn;\n+}\n+\n+static long long int\n+extract_nps_misc_imm_offset (unsigned long long insn,\n+\t\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ return ((insn >> 8) & 0x1f) * 4;\n+}\n+\n+static long long int\n+extract_uimm12_20 (unsigned long long insn ATTRIBUTE_UNUSED,\n+\t\t bool *invalid ATTRIBUTE_UNUSED)\n+{\n+ int value = 0;\n+\n+ value |= ((insn >> 6) & 0x003f) << 0;\n+ value |= ((insn >> 0) & 0x003f) << 6;\n+\n+ return value;\n+}\n+\n+/* Include the generic extract/insert functions. Order is important\n+ as some of the functions present in the .h may be disabled via\n+ defines. */\n+#include \"arc-fxi.h\"\n+\n+/* The flag operands enum. */\n+#define FLAG(NAME, NAMESTR, CODE, BITS, SHIFT, FAVAIL) \\\n+\t\tF_##NAME,\n+enum arc_flag_operand_enum {\n+\tF_INVALID = -1,\n+\tF_NULL = 0,\n+#include \"arc-flag.def\"\n+\tF_SIZE,\n+};\n+#undef FLAG\n+\n+/* The flag operands name. */\n+#define FLAG(NAME, NAMESTR, CODE, BITS, SHIFT, FAVAIL) \\\n+\t\t\"F_\" #NAME,\n+const char *flag_operand_name[F_SIZE] = {\n+\t\"F_NULL\",\n+#include \"arc-flag.def\"\n+};\n+#undef FLAG\n+\n+/* The flag operands table.\n+\n+ The format of the table is\n+ NAME CODE BITS SHIFT FAVAIL. */\n+#define FLAG(NAME, NAMESTR, CODE, BITS, SHIFT, FAVAIL) \\\n+ [F_##NAME] = { NAMESTR, CODE, BITS, SHIFT, FAVAIL },\n+const struct arc_flag_operand arc_flag_operands[F_SIZE] =\n+{\n+ [F_NULL] = { 0, 0, 0, 0, 0 },\n+ #include \"arc-flag.def\"\n+};\n+#undef FLAG\n+\n+const unsigned arc_num_flag_operands = ARRAY_SIZE (arc_flag_operands);\n+\n+/* Enum of the flag classes. */\n+#define FLAG_CLASS(NAME, CLASS, INSERT_FN, EXTRACT_FN, ...) \\\n+\t C_##NAME,\n+enum arc_flag_class_enum {\n+ C_INVALID = -1,\n+ #include \"arc-flag-classes.def\"\n+ C_SIZE\n+};\n+#undef FLAG_CLASS\n+\n+/* Table of the flag classes.\n+\n+ The format of the table is\n+ CLASS {FLAG_CODE}. */\n+#define FLAG_CLASS(NAME, CLASS, INSERT_FN, EXTRACT_FN, ...) \\\n+ [C_##NAME] = { \\\n+ .flag_class = CLASS, \\\n+ .insert = INSERT_FN, \\\n+ .extract = EXTRACT_FN, \\\n+ .flags = { __VA_ARGS__, F_NULL } \\\n+ },\n+const struct arc_flag_class arc_flag_classes[C_SIZE] =\n+{\n+ #include \"arc-flag-classes.def\"\n+};\n+#undef FLAG_CLASS\n+\n+const unsigned char flags_none[] = { 0 };\n+const unsigned char flags_f[] = { C_F };\n+const unsigned char flags_cc[] = { C_CC };\n+const unsigned char flags_ccf[] = { C_CC, C_F };\n+\n+/* The operands enum. */\n+#define ARC_OPERAND(NAME, BITS, SHIFT, RELO, FLAGS, INSERT_FN, EXTRACT_FN) \\\n+ NAME,\n+enum arc_operand_enum {\n+ ARC_OPERAND_INVALID = -1,\n+ UNUSED = 0,\n+#include \"arc-operands.def\"\n+ ARC_OPERAND_SIZE\n+};\n+#undef ARC_OPERAND\n+\n+/* The operands name. */\n+#define ARC_OPERAND(NAME, BITS, SHIFT, RELO, FLAGS, INSERT_FN, EXTRACT_FN) \\\n+ #NAME,\n+const char *arc_operand_name[ARC_OPERAND_SIZE] = {\n+ \"UNUSED\",\n+#include \"arc-operands.def\"\n+};\n+#undef ARC_OPERAND\n+/* The operands table.\n+\n+ The format of the operands table is:\n+\n+ BITS SHIFT DEFAULT_RELOC FLAGS INSERT_FUN EXTRACT_FUN. */\n+#define ARC_OPERAND(NAME, BITS, SHIFT, RELOC, FLAGS, INSERT_FN, EXTRACT_FN) \\\n+ [NAME] = { \\\n+ .bits = BITS, \\\n+ .shift = SHIFT, \\\n+ .default_reloc = RELOC, \\\n+ .flags = FLAGS, \\\n+ .insert = INSERT_FN, \\\n+ .extract = EXTRACT_FN \\\n+ },\n+const struct arc_operand arc_operands[ARC_OPERAND_SIZE] =\n+{\n+ /* The fields are bits, shift, insert, extract, flags. The zero\n+ index is used to indicate end-of-list. */\n+ [UNUSED] = { 0, 0, 0, 0, 0, 0 },\n+#include \"arc-operands.def\"\n+};\n+#undef ARC_OPERAND\n+\n+const unsigned arc_num_operands = ARRAY_SIZE (arc_operands);\n+\n+const unsigned arc_Toperand = FKT_T;\n+const unsigned arc_NToperand = FKT_NT;\n+\n+const unsigned char arg_none[]\t\t = { 0 };\n+const unsigned char arg_32bit_rarbrc[]\t = { RA, RB, RC };\n+const unsigned char arg_32bit_zarbrc[]\t = { ZA, RB, RC };\n+const unsigned char arg_32bit_rbrbrc[]\t = { RB, RBdup, RC };\n+const unsigned char arg_32bit_rarbu6[]\t = { RA, RB, UIMM6_20 };\n+const unsigned char arg_32bit_zarbu6[]\t = { ZA, RB, UIMM6_20 };\n+const unsigned char arg_32bit_rbrbu6[]\t = { RB, RBdup, UIMM6_20 };\n+const unsigned char arg_32bit_rbrbs12[]\t = { RB, RBdup, SIMM12_20 };\n+const unsigned char arg_32bit_ralimmrc[] = { RA, LIMM, RC };\n+const unsigned char arg_32bit_rarblimm[] = { RA, RB, LIMM };\n+const unsigned char arg_32bit_zalimmrc[] = { ZA, LIMM, RC };\n+const unsigned char arg_32bit_zarblimm[] = { ZA, RB, LIMM };\n+\n+const unsigned char arg_32bit_rbrblimm[] = { RB, RBdup, LIMM };\n+const unsigned char arg_32bit_ralimmu6[] = { RA, LIMM, UIMM6_20 };\n+const unsigned char arg_32bit_zalimmu6[] = { ZA, LIMM, UIMM6_20 };\n+\n+const unsigned char arg_32bit_zalimms12[] = { ZA, LIMM, SIMM12_20 };\n+const unsigned char arg_32bit_ralimmlimm[] = { RA, LIMM, LIMMdup };\n+const unsigned char arg_32bit_zalimmlimm[] = { ZA, LIMM, LIMMdup };\n+\n+const unsigned char arg_32bit_rbrc[] = { RB, RC };\n+const unsigned char arg_32bit_zarc[] = { ZA, RC };\n+const unsigned char arg_32bit_rbu6[] = { RB, UIMM6_20 };\n+const unsigned char arg_32bit_zau6[] = { ZA, UIMM6_20 };\n+const unsigned char arg_32bit_rblimm[] = { RB, LIMM };\n+const unsigned char arg_32bit_zalimm[] = { ZA, LIMM };\n+\n+const unsigned char arg_32bit_limmrc[] = { LIMM, RC };\n+const unsigned char arg_32bit_limmu6[] = { LIMM, UIMM6_20 };\n+const unsigned char arg_32bit_limms12[] = { LIMM, SIMM12_20 };\n+const unsigned char arg_32bit_limmlimm[] = { LIMM, LIMMdup };\n+\n+const unsigned char arg_32bit_rc[] = { RC };\n+const unsigned char arg_32bit_u6[] = { UIMM6_20 };\n+const unsigned char arg_32bit_limm[] = { LIMM };\n+\n+/* List with special cases instructions and the applicable flags. */\n+const struct arc_flag_special arc_flag_special_cases[] =\n+{\n+ { \"b\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n+\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n+\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n+\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NJ, F_NM,\n+\t F_NO_T, F_NULL } },\n+ { \"bl\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n+\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n+\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n+\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ,\n+\t F_NULL } },\n+ { \"br\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n+\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n+\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n+\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ,\n+\t F_NULL } },\n+ { \"j\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n+\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n+\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n+\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ,\n+\t F_NULL } },\n+ { \"jl\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n+\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n+\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n+\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ,\n+\t F_NULL } },\n+ { \"lp\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n+\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n+\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n+\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ,\n+\t F_NULL } },\n+ { \"set\", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,\n+\t F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,\n+\t F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,\n+\t F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ,\n+\t F_NULL } },\n+ { \"ld\", { F_SIZEB17, F_SIZEW17, F_H17, F_NULL } },\n+ { \"st\", { F_SIZEB1, F_SIZEW1, F_H1, F_NULL } }\n+};\n+\n+const unsigned arc_num_flag_special = ARRAY_SIZE (arc_flag_special_cases);\n+\n+/* Relocations. */\n+const struct arc_reloc_equiv_tab arc_reloc_equiv[] =\n+{\n+ { \"sda\", \"ld\", { F_ASFAKE, F_H1, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n+ { \"sda\", \"st\", { F_ASFAKE, F_H1, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n+ { \"sda\", \"ld\", { F_ASFAKE, F_SIZEW7, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n+ { \"sda\", \"st\", { F_ASFAKE, F_SIZEW7, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },\n+\n+ /* Next two entries will cover the undefined behavior ldb/stb with\n+ address scaling. */\n+ { \"sda\", \"ld\", { F_ASFAKE, F_SIZEB7, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },\n+ { \"sda\", \"st\", { F_ASFAKE, F_SIZEB7, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST},\n+\n+ { \"sda\", \"ld\", { F_ASFAKE, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },\n+ { \"sda\", \"st\", { F_ASFAKE, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},\n+ { \"sda\", \"ldd\", { F_ASFAKE, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },\n+ { \"sda\", \"std\", { F_ASFAKE, F_NULL },\n+ BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},\n+\n+ /* Short instructions. */\n+ { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD, BFD_RELOC_ARC_SDA16_LD },\n+ { \"sda\", 0, { F_NULL }, -SIMM10_A16_7_Sbis, BFD_RELOC_ARC_SDA16_LD1 },\n+ { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD2, BFD_RELOC_ARC_SDA16_LD2 },\n+ { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_ST2, BFD_RELOC_ARC_SDA16_ST2 },\n+\n+ { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_SDA32_ME },\n+ { \"sda\", 0, { F_NULL }, BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },\n+\n+ { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S25H_PCREL,\n+ BFD_RELOC_ARC_S25H_PCREL_PLT },\n+ { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S21H_PCREL,\n+ BFD_RELOC_ARC_S21H_PCREL_PLT },\n+ { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S25W_PCREL,\n+ BFD_RELOC_ARC_S25W_PCREL_PLT },\n+ { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_S21W_PCREL,\n+ BFD_RELOC_ARC_S21W_PCREL_PLT },\n+\n+ { \"plt\", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_PLT32 }\n+};\n+\n+const unsigned arc_num_equiv_tab = ARRAY_SIZE (arc_reloc_equiv);\n+\n+const struct arc_pseudo_insn arc_pseudo_insns[] =\n+{\n+ { \"push\", \"st\", \".aw\", 5, { { RC, 0, 0, 0 }, { BRAKET, 1, 0, 1 },\n+\t\t\t { RB, 1, 28, 2 }, { SIMM9_8, 1, -4, 3 },\n+\t\t\t { BRAKETdup, 1, 0, 4} } },\n+ { \"pop\", \"ld\", \".ab\", 5, { { RA, 0, 0, 0 }, { BRAKET, 1, 0, 1 },\n+\t\t\t { RB, 1, 28, 2 }, { SIMM9_8, 1, 4, 3 },\n+\t\t\t { BRAKETdup, 1, 0, 4} } },\n+\n+ { \"brgt\", \"brlt\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brgt\", \"brge\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brgt\", \"brlt\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brgt\", \"brlt\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brgt\", \"brge\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+\n+ { \"brhi\", \"brlo\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brhi\", \"brhs\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brhi\", \"brlo\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brhi\", \"brlo\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brhi\", \"brhs\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+\n+ { \"brle\", \"brge\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brle\", \"brlt\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brle\", \"brge\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brle\", \"brge\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brle\", \"brlt\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+\n+ { \"brls\", \"brhs\", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brls\", \"brlo\", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brls\", \"brhs\", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brls\", \"brhs\", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+ { \"brls\", \"brlo\", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },\n+\t\t\t { SIMM9_A16_8, 0, 0, 2 } } },\n+};\n+\n+const unsigned arc_num_pseudo_insn =\n+ sizeof (arc_pseudo_insns) / sizeof (*arc_pseudo_insns);\n+\n+/* ARC64 pseudo instructions. */\n+const struct arc_pseudo_insn arc64_pseudo_insns[] =\n+{\n+ { \"pushl\", \"stl\", \".aw\", 5, { { RC, 0, 0, 0 }, { BRAKET, 1, 0, 1 },\n+\t\t\t\t{ RB, 1, 28, 2 }, { SIMM9_8, 1, -8, 3 },\n+\t\t\t\t{ BRAKETdup, 1, 0, 4} } },\n+ { \"popl\", \"ldl\", \".ab\", 5, { { RA, 0, 0, 0 }, { BRAKET, 1, 0, 1 },\n+\t\t\t { RB, 1, 28, 2 }, { SIMM9_8, 1, 8, 3 },\n+\t\t\t { BRAKETdup, 1, 0, 4} } },\n+};\n+\n+const unsigned arc64_num_pseudo_insn =\n+ sizeof (arc64_pseudo_insns) / sizeof (*arc64_pseudo_insns);\n+\n+const struct arc_aux_reg arc_aux_regs[] =\n+{\n+#undef DEF\n+#define DEF(ADDR, CPU, SUBCLASS, NAME)\t\t\\\n+ { ADDR, CPU, SUBCLASS, #NAME, sizeof (#NAME)-1 },\n+\n+#include \"arc-regs.h\"\n+\n+#undef DEF\n+};\n+\n+const unsigned arc_num_aux_regs = ARRAY_SIZE (arc_aux_regs);\n+\n+/* NOTE: The order of this array MUST be consistent with 'enum\n+ arc_rlx_types' located in tc-arc.h! */\n+const struct arc_opcode arc_relax_opcodes[] =\n+{\n+ { NULL, 0x0, 0x0, 0x0, ARITH, NONE, { UNUSED }, { 0 } },\n+\n+ /* bl_s s13 11111sssssssssss. */\n+ { \"bl_s\", 0x0000F800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n+ { SIMM13_A32_5_S }, { 0 }},\n+\n+ /* bl<.d> s25 00001sssssssss10SSSSSSSSSSNRtttt. */\n+ { \"bl\", 0x08020000, 0xF8030000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n+ { SIMM25_A32_5 }, { C_D }},\n+\n+ /* b_s s10 1111000sssssssss. */\n+ { \"b_s\", 0x0000F000, 0x0000FE00, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n+ { SIMM10_A16_7_S }, { 0 }},\n+\n+ /* b<.d> s25 00000ssssssssss1SSSSSSSSSSNRtttt. */\n+ { \"b\", 0x00010000, 0xF8010000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,\n+ { SIMM25_A16_5 }, { C_D }},\n+\n+ /* add_s c,b,u3 01101bbbccc00uuu. */\n+ { \"add_s\", 0x00006800, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RC_S, RB_S, UIMM3_13R_S }, { 0 }},\n+\n+ /* add<.f> a,b,u6 00100bbb01000000FBBBuuuuuuAAAAAA. */\n+ { \"add\", 0x20400000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RA, RB, UIMM6_20R }, { C_F }},\n+\n+ /* add<.f> a,b,limm 00100bbb00000000FBBB111110AAAAAA. */\n+ { \"add\", 0x20000F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RA, RB, LIMM }, { C_F }},\n+\n+ /* ld_s c,b,u7 10000bbbcccuuuuu. */\n+ { \"ld_s\", 0x00008000, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RC_S, BRAKET, RB_S, UIMM7_A32_11R_S, BRAKETdup }, { 0 }},\n+\n+ /* ld<.di><.aa><.x> a,b,s9\n+ 00010bbbssssssssSBBBDaaZZXAAAAAA. */\n+ { \"ld\", 0x10000000, 0xF8000000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RA, BRAKET, RB, SIMM9_8R, BRAKETdup },\n+ { C_ZZ23, C_DI20, C_AA21, C_X25 }},\n+\n+ /* ld<.di><.aa><.x> a,b,limm 00100bbbaa110ZZXDBBB111110AAAAAA. */\n+ { \"ld\", 0x20300F80, 0xF8380FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RA, BRAKET, RB, LIMM, BRAKETdup },\n+ { C_ZZ13, C_DI16, C_AA8, C_X15 }},\n+\n+ /* mov_s b,u8 11011bbbuuuuuuuu. */\n+ { \"mov_s\", 0x0000D800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RB_S, UIMM8_8R_S }, { 0 }},\n+\n+ /* mov<.f> b,s12 00100bbb10001010FBBBssssssSSSSSS. */\n+ { \"mov\", 0x208A0000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RB, SIMM12_20R }, { C_F }},\n+\n+ /* mov<.f> b,limm 00100bbb00001010FBBB111110RRRRRR. */\n+ { \"mov\", 0x200A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RB, LIMM }, { C_F }},\n+\n+ /* sub_s c,b,u3 01101bbbccc01uuu. */\n+ { \"sub_s\", 0x00006808, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RC_S, RB_S, UIMM3_13R_S }, { 0 }},\n+\n+ /* sub<.f> a,b,u6 00100bbb01000010FBBBuuuuuuAAAAAA. */\n+ { \"sub\", 0x20420000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RA, RB, UIMM6_20R }, { C_F }},\n+\n+ /* sub<.f> a,b,limm 00100bbb00000010FBBB111110AAAAAA. */\n+ { \"sub\", 0x20020F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RA, RB, LIMM }, { C_F }},\n+\n+ /* mpy<.f> a,b,u6 00100bbb01011010FBBBuuuuuuAAAAAA. */\n+ { \"mpy\", 0x205A0000, 0xF8FF0000, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM\n+ | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, UIMM6_20R }, { C_F }},\n+\n+ /* mpy<.f> a,b,limm 00100bbb00011010FBBB111110AAAAAA. */\n+ { \"mpy\", 0x201A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM\n+ | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, LIMM }, { C_F }},\n+\n+ /* mov<.f><.cc> b,u6 00100bbb11001010FBBBuuuuuu1QQQQQ. */\n+ { \"mov\", 0x20CA0020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RB, UIMM6_20R }, { C_F, C_CC }},\n+\n+ /* mov<.f><.cc> b,limm 00100bbb11001010FBBB1111100QQQQQ. */\n+ { \"mov\", 0x20CA0F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,\n+ { RB, LIMM }, { C_F, C_CC }},\n+\n+ /* add<.f><.cc> b,b,u6 00100bbb11000000FBBBuuuuuu1QQQQQ. */\n+ { \"add\", 0x20C00020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RB, RBdup, UIMM6_20R }, { C_F, C_CC }},\n+\n+ /* add<.f><.cc> b,b,limm 00100bbb11000000FBBB1111100QQQQQ. */\n+ { \"add\", 0x20C00F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700\n+ | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,\n+ { RB, RBdup, LIMM }, { C_F, C_CC }}\n+};\n+\n+const unsigned arc_num_relax_opcodes = ARRAY_SIZE (arc_relax_opcodes);\n+\n+/* Return length of an opcode in bytes. */\n+\n+int\n+arc_opcode_len (const struct arc_opcode *opcode)\n+{\n+ if (opcode->mask < 0x10000ull)\n+ return 2;\n+\n+ if (opcode->mask < 0x100000000ull)\n+ return 4;\n+\n+ if (opcode->mask < 0x1000000000000ull)\n+ return 6;\n+\n+ return 8;\n+}\ndiff --git a/opcodes/configure b/opcodes/configure\nindex a65b0a2f95b..f1c077f4d42 100755\n--- a/opcodes/configure\n+++ b/opcodes/configure\n@@ -12551,6 +12551,7 @@ if test x${all_targets} = xfalse ; then\n \tbfd_alpha_arch)\t\tta=\"$ta alpha-dis.lo alpha-opc.lo\" ;;\n \tbfd_amdgcn_arch)\t;;\n \tbfd_arc_arch)\t\tta=\"$ta arc-dis.lo arc-opc.lo arc-ext.lo\" ;;\n+\tbfd_arc64_arch)\t\tta=\"$ta arc-dis.lo arc64-opc.lo arc-ext.lo\" ;;\n \tbfd_arm_arch)\t\tta=\"$ta arm-dis.lo\" ;;\n \tbfd_avr_arch)\t\t 100 273k 100 273k 100 150 4270k 2343 --:--:-- --:--:-- --:--:-- 4272k ta=\"$ta avr-dis.lo\" ;;\n \tbfd_bfin_arch)\t\tta=\"$ta bfin-dis.lo\" ;;\ndiff --git a/opcodes/configure.ac b/opcodes/configure.ac\nindex cae2a67ff10..d11257453b2 100644\n--- a/opcodes/configure.ac\n+++ b/opcodes/configure.ac\n@@ -268,6 +268,7 @@ if test x${all_targets} = xfalse ; then\n \tbfd_alpha_arch)\t\tta=\"$ta alpha-dis.lo alpha-opc.lo\" ;;\n \tbfd_amdgcn_arch)\t;;\n \tbfd_arc_arch)\t\tta=\"$ta arc-dis.lo arc-opc.lo arc-ext.lo\" ;;\n+\tbfd_arc64_arch)\t\tta=\"$ta arc-dis.lo arc64-opc.lo arc-ext.lo\" ;;\n \tbfd_arm_arch)\t\tta=\"$ta arm-dis.lo\" ;;\n \tbfd_avr_arch)\t\tta=\"$ta avr-dis.lo\" ;;\n \tbfd_bfin_arch)\t\tta=\"$ta bfin-dis.lo\" ;;\ndiff --git a/opcodes/disassemble.c b/opcodes/disassemble.c\nindex 3067445485b..dff0995c926 100644\n--- a/opcodes/disassemble.c\n+++ b/opcodes/disassemble.c\n@@ -38,6 +38,7 @@\n #define ARCH_tilegx\n #endif\n #define ARCH_arc\n+#define ARCH_arc64\n #define ARCH_arm\n #define ARCH_avr\n #define ARCH_bfin\n@@ -136,6 +137,11 @@ disassembler (enum bfd_architecture a,\n disassemble = arc_get_disassembler (abfd);\n break;\n #endif\n+#ifdef ARCH_arc64\n+ case bfd_arch_arc64:\n+ disassemble = arc_get_disassembler (abfd);\n+ break;\n+#endif\n #ifdef ARCH_arm\n case bfd_arch_arm:\n if (big)\n","prefixes":["committed","07/10"]}+ exit 1 Build step 'Execute shell' marked build as failure Finished: FAILURE