Message ID | 1679551448-19160-2-git-send-email-quic_taozha@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp2746902wrt; Wed, 22 Mar 2023 23:21:21 -0700 (PDT) X-Google-Smtp-Source: AK7set8hbEF0BIponl4rD3R/Y2ilWBtqUUfqH4eIm+ZYLWyCBv5iaX1lZoqJJr0KAhVLMZ1Yz5pE X-Received: by 2002:a05:6402:742:b0:4fc:8e5e:70da with SMTP id p2-20020a056402074200b004fc8e5e70damr10162747edy.27.1679552481230; Wed, 22 Mar 2023 23:21:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679552481; cv=none; d=google.com; s=arc-20160816; b=BEDT4KrS7cOkBCagiwDRbTCZ6lS9rMCFkK8KpjjSkeEOPxR7duZ/Nq5pWpfHU/9ulv veLksK4DNuiI+HwG/0bhxgNBhxnYBuz0FWJ+zhvTrlgEiTwk5plPIwphbcVFjpKIF126 Y7AhIu1JkIWv3diWXdY2Gmk+ZDGpZhmIfP9zjBiarvd64p5UVwUJcn5eOzPEzSZ1tb6I Nx2zcyoDAc4Rize3g41uY0i4T9w3HLq2+3cX8WDx+Px5sEHdNYc+3tLUFVnssVe4MGSA F6oNsU6+qSqTHt4AUNXMBbRjw0+sEK/dPte2Gf93qstj9DMyd5V2NHM3jsQgrHJFgOt7 hicw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=L6snY3zEguH1hjEf8fBUmA/fXoZaGrePSyPnqLvBXys=; b=oXw+m6dFColZkCCBtxiljnwKcZ5Mptcr4Mc9Ig/n/1PvpjJGNzKwqgSd8qsu8/JMqH oFAchezfNj1xZl+/lKBvD1tDaLRsHbtMfGTLJM2KmGuZhiRFJhgGEhnq1+EiSIZGVYfB y4G5Ur2eyxVesvJ1bJDE+3eoHg1E2piRxDlvmfEP5n204xRSQJGFLnnNEwmQZqiwYOWI c3pNpwCSDRu314WqO3dkWJ/gIrYTg3kYgi0ogEajlM5Z99yuCHAI9d0mosEhNDAIE+zD Q69nhort13FSDZRcp8f8vPsfs5ZoUgnp6vCrkkrAgB12aubJvV47AafFBHldKNLauHvE 36ZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=FdtGnvnW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id c5-20020aa7c745000000b004beeaa6bc04si1797437eds.97.2023.03.22.23.20.57; Wed, 22 Mar 2023 23:21:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=FdtGnvnW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230027AbjCWGE4 (ORCPT <rfc822;ezelljr.billy@gmail.com> + 99 others); Thu, 23 Mar 2023 02:04:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47938 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230010AbjCWGEy (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 23 Mar 2023 02:04:54 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 963AA25BB3; Wed, 22 Mar 2023 23:04:53 -0700 (PDT) Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 32N3xnQd008149; Thu, 23 Mar 2023 06:04:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=L6snY3zEguH1hjEf8fBUmA/fXoZaGrePSyPnqLvBXys=; b=FdtGnvnW44jhCa2qOfC3TlxgPTwCazUwSYFa9gDAmR5M4g+nBW3TJA0fZRos9BigV1mh Qc0gY2udJdXqv0brpib0u1Ph/rep7y9zajOow7ZQRgG8mSRhQ3co/30WxEvHVePJvz6v Cd2jPyCqp6vVRYcvpugL8lO2QVkqfgVgJajfoYX6t6a9siXFc3KeClkA+Jf7wG03oSkY TU/vewEU6C45uLn0pGwr+1WGGiF+QdwpNq1xjTG1zXgD8gJQO9LG+72MjFYSe3SuAbDt 0BPTlyCKMOTVd7WtpcYOeeLh5Z0wS6fSBE90SdzVluhFGVoMRs8TTd7aSObBrXnVUwjP aA== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3pgfaxg70g-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 23 Mar 2023 06:04:40 +0000 Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 32N64dgN028498 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 23 Mar 2023 06:04:39 GMT Received: from taozha-gv.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Wed, 22 Mar 2023 23:04:34 -0700 From: Tao Zhang <quic_taozha@quicinc.com> To: Mathieu Poirier <mathieu.poirier@linaro.org>, Suzuki K Poulose <suzuki.poulose@arm.com>, Alexander Shishkin <alexander.shishkin@linux.intel.com>, Konrad Dybcio <konradybcio@gmail.com>, Mike Leach <mike.leach@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org> CC: Tao Zhang <quic_taozha@quicinc.com>, Jinlong Mao <quic_jinlmao@quicinc.com>, Leo Yan <leo.yan@linaro.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, <coresight@lists.linaro.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, Tingwei Zhang <quic_tingweiz@quicinc.com>, Yuanfang Zhang <quic_yuanfang@quicinc.com>, Trilok Soni <quic_tsoni@quicinc.com>, Hao Zhang <quic_hazha@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <bjorn.andersson@linaro.org> Subject: [PATCH v3 01/11] dt-bindings: arm: Add support for DSB element size Date: Thu, 23 Mar 2023 14:03:58 +0800 Message-ID: <1679551448-19160-2-git-send-email-quic_taozha@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1679551448-19160-1-git-send-email-quic_taozha@quicinc.com> References: <1679551448-19160-1-git-send-email-quic_taozha@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: JF6YRGK8Q8QqxehyL3W3KGp0x9vIIQxw X-Proofpoint-ORIG-GUID: JF6YRGK8Q8QqxehyL3W3KGp0x9vIIQxw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-22_21,2023-03-22_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 mlxscore=0 lowpriorityscore=0 malwarescore=0 phishscore=0 impostorscore=0 adultscore=0 spamscore=0 suspectscore=0 mlxlogscore=974 clxscore=1015 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303150002 definitions=main-2303230046 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1761138422191188793?= X-GMAIL-MSGID: =?utf-8?q?1761138422191188793?= |
Series |
Add support to configure TPDM DSB subunit
|
|
Commit Message
Tao Zhang
March 23, 2023, 6:03 a.m. UTC
Add property "qcom,dsb-elem-size" to support DSB(Discrete Single
Bit) element for TPDM. The associated aggregator will read this
size before it is enabled. DSB element size currently only
supports 32-bit and 64-bit.
Signed-off-by: Tao Zhang <quic_taozha@quicinc.com>
---
.../devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 11 +++++++++++
1 file changed, 11 insertions(+)
Comments
On 23/03/2023 06:03, Tao Zhang wrote: > Add property "qcom,dsb-elem-size" to support DSB(Discrete Single > Bit) element for TPDM. The associated aggregator will read this > size before it is enabled. DSB element size currently only > supports 32-bit and 64-bit. > > Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> > --- > .../devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 11 +++++++++++ > 1 file changed, 11 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml > index 5c08342..d9b6b613 100644 > --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml > +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml > @@ -44,6 +44,15 @@ properties: > minItems: 1 > maxItems: 2 > > + qcom,dsb-element-size: > + description: > + Specifies the DSB(Discrete Single Bit) element size supported by > + the monitor. The associated aggregator will read this size before it > + is enabled. DSB element size currently only supports 32-bit and 64-bit. > + $ref: /schemas/types.yaml#/definitions/uint32 > + minimum: 32 > + maximum: 64 Shouldn't this be something like oneOf ? It is not a range, but one of those two specific values ? Suzuki
Hi Suzuki, 在 3/23/2023 7:18 PM, Suzuki K Poulose 写道: > On 23/03/2023 06:03, Tao Zhang wrote: >> Add property "qcom,dsb-elem-size" to support DSB(Discrete Single >> Bit) element for TPDM. The associated aggregator will read this >> size before it is enabled. DSB element size currently only >> supports 32-bit and 64-bit. >> >> Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> >> --- >> .../devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 11 +++++++++++ >> 1 file changed, 11 insertions(+) >> >> diff --git >> a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >> b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >> index 5c08342..d9b6b613 100644 >> --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >> +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >> @@ -44,6 +44,15 @@ properties: >> minItems: 1 >> maxItems: 2 > > >> + qcom,dsb-element-size: >> + description: >> + Specifies the DSB(Discrete Single Bit) element size supported by >> + the monitor. The associated aggregator will read this size >> before it >> + is enabled. DSB element size currently only supports 32-bit >> and 64-bit. >> + $ref: /schemas/types.yaml#/definitions/uint32 >> + minimum: 32 >> + maximum: 64 > > Shouldn't this be something like oneOf ? It is not a range, but one of > those two specific values ? Yes, "qcom,dsb-element-size" should be an optional option required in TPDM devicetree. Other properties like "qcom,cmb-element-size", "qcom,tc-element-size" and etc. will be added in a later patch series. I will update this doc according to your advice in the next version of the patch. Tao > > Suzuki > >
Hi Suzuki, 在 3/24/2023 4:25 PM, Tao Zhang 写道: > Hi Suzuki, > > 在 3/23/2023 7:18 PM, Suzuki K Poulose 写道: >> On 23/03/2023 06:03, Tao Zhang wrote: >>> Add property "qcom,dsb-elem-size" to support DSB(Discrete Single >>> Bit) element for TPDM. The associated aggregator will read this >>> size before it is enabled. DSB element size currently only >>> supports 32-bit and 64-bit. >>> >>> Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> >>> --- >>> .../devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 11 +++++++++++ >>> 1 file changed, 11 insertions(+) >>> >>> diff --git >>> a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >>> b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >>> index 5c08342..d9b6b613 100644 >>> --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >>> +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >>> @@ -44,6 +44,15 @@ properties: >>> minItems: 1 >>> maxItems: 2 >> >> >>> + qcom,dsb-element-size: >>> + description: >>> + Specifies the DSB(Discrete Single Bit) element size supported by >>> + the monitor. The associated aggregator will read this size >>> before it >>> + is enabled. DSB element size currently only supports 32-bit >>> and 64-bit. >>> + $ref: /schemas/types.yaml#/definitions/uint32 >>> + minimum: 32 >>> + maximum: 64 >> >> Shouldn't this be something like oneOf ? It is not a range, but one of >> those two specific values ? > > Yes, "qcom,dsb-element-size" should be an optional option required in > TPDM > > devicetree. Other properties like "qcom,cmb-element-size", > "qcom,tc-element-size" > > and etc. will be added in a later patch series. > > I will update this doc according to your advice in the next version of > the patch. > > Tao > Correct my misunderstanding in the mail above. You are right, DSB element size should be 32-bit or 64-bit. I will update this in the next patch series. Tao >> >> Suzuki >> >> > _______________________________________________ > CoreSight mailing list -- coresight@lists.linaro.org > To unsubscribe send an email to coresight-leave@lists.linaro.org
On 24/03/2023 10:15, Tao Zhang wrote: >>>> + $ref: /schemas/types.yaml#/definitions/uint32 >>>> + minimum: 32 >>>> + maximum: 64 >>> >>> Shouldn't this be something like oneOf ? It is not a range, but one of >>> those two specific values ? >> >> Yes, "qcom,dsb-element-size" should be an optional option required in >> TPDM >> >> devicetree. Other properties like "qcom,cmb-element-size", >> "qcom,tc-element-size" >> >> and etc. will be added in a later patch series. >> >> I will update this doc according to your advice in the next version of >> the patch. >> >> Tao >> > Correct my misunderstanding in the mail above. > > You are right, DSB element size should be 32-bit or 64-bit. I will > update this in the next Then 'enum', not 'oneOf'. Best regards, Krzysztof
Hi Krzysztof, On 3/25/2023 7:35 PM, Krzysztof Kozlowski wrote: > On 24/03/2023 10:15, Tao Zhang wrote: >>>>> + $ref: /schemas/types.yaml#/definitions/uint32 >>>>> + minimum: 32 >>>>> + maximum: 64 >>>> Shouldn't this be something like oneOf ? It is not a range, but one of >>>> those two specific values ? >>> Yes, "qcom,dsb-element-size" should be an optional option required in >>> TPDM >>> >>> devicetree. Other properties like "qcom,cmb-element-size", >>> "qcom,tc-element-size" >>> >>> and etc. will be added in a later patch series. >>> >>> I will update this doc according to your advice in the next version of >>> the patch. >>> >>> Tao >>> >> Correct my misunderstanding in the mail above. >> >> You are right, DSB element size should be 32-bit or 64-bit. I will >> update this in the next > Then 'enum', not 'oneOf'. Got it. Tao > > Best regards, > Krzysztof >
diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml index 5c08342..d9b6b613 100644 --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml @@ -44,6 +44,15 @@ properties: minItems: 1 maxItems: 2 + qcom,dsb-element-size: + description: + Specifies the DSB(Discrete Single Bit) element size supported by + the monitor. The associated aggregator will read this size before it + is enabled. DSB element size currently only supports 32-bit and 64-bit. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 32 + maximum: 64 + clocks: maxItems: 1 @@ -77,6 +86,8 @@ examples: compatible = "qcom,coresight-tpdm", "arm,primecell"; reg = <0x0684c000 0x1000>; + qcom,dsb-element-size = <32>; + clocks = <&aoss_qmp>; clock-names = "apb_pclk";