Message ID | 576e53a1d0ef218536da976102b4cc207436ec1d.1679403696.git.quic_schowdhu@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp1796630wrt; Tue, 21 Mar 2023 07:05:45 -0700 (PDT) X-Google-Smtp-Source: AK7set/TlYRm855bEo+4yV0Q7rVjgDmdEIKPalud/rYE9fGPKcZCOcg8w6nm5x2B5l3cl3B/YJ/D X-Received: by 2002:a05:6a20:7007:b0:d7:a352:ffa0 with SMTP id h7-20020a056a20700700b000d7a352ffa0mr1818916pza.62.1679407544846; Tue, 21 Mar 2023 07:05:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679407544; cv=none; d=google.com; s=arc-20160816; b=KIeD72avJp8GEMTW7O2WDPwS3+w6NYDyR8/Qj0mOzwckQ2kwSFKhuzAKcAr71bgb0b RHQiJst5awzqVGh76BpguvGxWxUVVXCy1jxNxdLDCdcQBgQ9Y48LSScKSgKHJ/1YEfKX 5LA1SjVrSR27yQxcUXU2cBx7fzWwQsHxQk4GkE+3P6bA/YT45tk3RCgGlJ/Q1Y8CRoEa th10ejbmTJwE4A2vi/2EDmM+YCa6CBXiQ1rP5gVku7eOFmRwq6KaAl0YFqqYqkM1DuWj IuAxANhauOAzNkMHG5evekRfKzjpFnzE0paqN3j9ZLj8k6kGz/+TYF4u+u+L/+IqHBhU B6AQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=0rmgemONNJfGZzVwQn3IfTQ2H6gFeJjA70ihHxeH6+o=; b=YzJFi3tTK0XCSH5KAplMA74wtGZ4c7nB1a0nWhHmYtQmMy3zRFWHRj4NFdtTPxJlv+ MFF9N5lAznEi510e8frE1PyMOFGpMks1DubIVAQcWqsdZPbeMex+3G2cfReHan8G41K8 gsT0tdELcWEE2WsGWG8AvrDC9F9xtsNQzKgZcepLb+4T2tIfOviItQtwFHBbM4H93f/C +tYR0q+/+1aRYwpDgn9ciCwBE/dDAVIeniwkA+QBwoIPc9EGpjRoozzF4NFewEqBmqbq TcV2NKMLiKJO3MiBz36/GH+QX9gjlCQmXLxn5r9FiWrFFmXet0hRaRmVuD4b23ahSEpb 0mKQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="GSOdZsr/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id fc5-20020a056a002e0500b00577c17000dasi14546690pfb.166.2023.03.21.07.05.28; Tue, 21 Mar 2023 07:05:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="GSOdZsr/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231307AbjCUNx0 (ORCPT <rfc822;ezelljr.billy@gmail.com> + 99 others); Tue, 21 Mar 2023 09:53:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51112 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231270AbjCUNxZ (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 21 Mar 2023 09:53:25 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3A2054ECCF; Tue, 21 Mar 2023 06:53:12 -0700 (PDT) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 32LDaxTg014539; Tue, 21 Mar 2023 13:53:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=0rmgemONNJfGZzVwQn3IfTQ2H6gFeJjA70ihHxeH6+o=; b=GSOdZsr/j1NYZtXdRIDVOiPIfKPLXdN0bUxex/RT0XaF7SvBqNvgAPgZFgr+Fon50YYe Gr23PPWts5+4CsEnjgEzXjnkBqMzRDBlOl0+RjSwhYHxsDTO1tmq0YEfCsYRKmsc2s/8 XXFzn8RQDJ590wv49MuTb1nM4eTohyp2FXbXM4MESius7k/OPZf64mU9tLHwhL5uEQiU 3bltUkn4bkXSYtGo6g6rTMtZ8YlZwBNViB4VuvNz5qwtLPQDkHzzTS4NRZwPusWG+r/P 6YfOMfKmD5XGGbZHAavpb70XJHXHcd2cnwd/BXBx5v6LYssXMnKOVEQtj7stbxzthY60 eA== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3pfdm4g1qk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 21 Mar 2023 13:53:03 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 32LDr24g020370 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 21 Mar 2023 13:53:02 GMT Received: from blr-ubuntu-525.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 21 Mar 2023 06:52:58 -0700 From: Souradeep Chowdhury <quic_schowdhu@quicinc.com> To: Andy Gross <agross@kernel.org>, Konrad Dybcio <konrad.dybcio@somainline.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Bjorn Andersson <andersson@kernel.org>, Rob Herring <robh+dt@kernel.org> CC: <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, Sibi Sankar <quic_sibis@quicinc.com>, Rajendra Nayak <quic_rjendra@quicinc.com>, Souradeep Chowdhury <quic_schowdhu@quicinc.com> Subject: [PATCH V1 2/4] dt-bindings: soc: qcom,mpm-sleep-counter: Add the dtschema Date: Tue, 21 Mar 2023 19:21:49 +0530 Message-ID: <576e53a1d0ef218536da976102b4cc207436ec1d.1679403696.git.quic_schowdhu@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <cover.1679403696.git.quic_schowdhu@quicinc.com> References: <cover.1679403696.git.quic_schowdhu@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: RXt_LeJy-5HaMCYtNhCmjyrwFMGMZsGB X-Proofpoint-GUID: RXt_LeJy-5HaMCYtNhCmjyrwFMGMZsGB X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-21_10,2023-03-21_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 clxscore=1015 spamscore=0 phishscore=0 bulkscore=0 malwarescore=0 adultscore=0 mlxlogscore=999 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303150002 definitions=main-2303210108 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1760986445511193454?= X-GMAIL-MSGID: =?utf-8?q?1760986445511193454?= |
Series |
soc: qcom: boot_stats: Add driver support for boot_stats
|
|
Commit Message
Souradeep Chowdhury
March 21, 2023, 1:51 p.m. UTC
Add the device tree bindings for the module power manager sleep
counter.
Signed-off-by: Souradeep Chowdhury <quic_schowdhu@quicinc.com>
---
.../bindings/soc/qcom/qcom,mpm-sleep-counter.yaml | 40 ++++++++++++++++++++++
1 file changed, 40 insertions(+)
create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml
Comments
On 21/03/2023 14:51, Souradeep Chowdhury wrote: > Add the device tree bindings for the module power manager sleep > counter. > > Signed-off-by: Souradeep Chowdhury <quic_schowdhu@quicinc.com> > --- > .../bindings/soc/qcom/qcom,mpm-sleep-counter.yaml | 40 ++++++++++++++++++++++ > 1 file changed, 40 insertions(+) > create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml > > diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml > new file mode 100644 > index 0000000..f9f46b7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml > @@ -0,0 +1,40 @@ > +# SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/soc/qcom/qcom,mpm-sleep-counter.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: MPM Sleep Counter > + > +maintainers: > + - Souradeep Chowdhury <quic_schowdhu@quicinc.com> > + > +description: | > + MPM(Module Power Manager) has a sleep counter which is used to track Missing space: MPM (Module > + various stages of the boot process in Qualcomm. in Qualcomm SoC. Because you do not track it in the company... > + > +properties: > + compatible: > + items: Drop items. > + - const: qcom,mpm2-sleep-counter SoC specific compatible. > + > + reg: > + items: > + - description: MPM Sleep Counter Base just maxItems: 1 > + > + clock-frequency: > + description: Frequency for the sleep counter Since this does not have clocks, what frequency you are setting here? > + > +required: > + - compatible > + - reg > + > +additionalProperties: false > + > +examples: > + - | > + mpm2-sleep-counter@c221000{ Node names should be generic. https://devicetree-specification.readthedocs.io/en/latest/chapter2-devicetree-basics.html#generic-names-recommendation > + compatible = "qcom,mpm2-sleep-counter"; > + reg = <0xc221000 0x1000>; > + clock-frequency = <32768>; > + }; Best regards, Krzysztof
On 21/03/2023 14:51, Souradeep Chowdhury wrote: > Add the device tree bindings for the module power manager sleep > counter. > > Signed-off-by: Souradeep Chowdhury <quic_schowdhu@quicinc.com> > --- > .../bindings/soc/qcom/qcom,mpm-sleep-counter.yaml | 40 ++++++++++++++++++++++ > 1 file changed, 40 insertions(+) > create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml > > diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml > new file mode 100644 > index 0000000..f9f46b7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml Your code a bit explains this... this is not a device but some memory region. Does not look like suitable for bindings as separate device. Best regards, Krzysztof
On 3/21/2023 11:03 PM, Krzysztof Kozlowski wrote: > On 21/03/2023 14:51, Souradeep Chowdhury wrote: >> Add the device tree bindings for the module power manager sleep >> counter. >> >> Signed-off-by: Souradeep Chowdhury <quic_schowdhu@quicinc.com> >> --- >> .../bindings/soc/qcom/qcom,mpm-sleep-counter.yaml | 40 ++++++++++++++++++++++ >> 1 file changed, 40 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >> >> diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >> new file mode 100644 >> index 0000000..f9f46b7 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >> @@ -0,0 +1,40 @@ >> +# SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/soc/qcom/qcom,mpm-sleep-counter.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: MPM Sleep Counter >> + >> +maintainers: >> + - Souradeep Chowdhury <quic_schowdhu@quicinc.com> >> + >> +description: | >> + MPM(Module Power Manager) has a sleep counter which is used to track > > Missing space: > MPM (Module > Ack >> + various stages of the boot process in Qualcomm. > > in Qualcomm SoC. Because you do not track it in the company... > Ack >> + >> +properties: >> + compatible: >> + items: > > Drop items. > Ack >> + - const: qcom,mpm2-sleep-counter > > SoC specific compatible. > This is a generic Module Power Manager Sleep Counter which is present in all Qcom Socs, so SoC specific compatible is not given here. >> + >> + reg: >> + items: >> + - description: MPM Sleep Counter Base > > just maxItems: 1 > Ack >> + >> + clock-frequency: >> + description: Frequency for the sleep counter > > Since this does not have clocks, what frequency you are setting here? Module Power Manager(MPM) Sleep Counter is a clock that starts ticking from Primary Boot Loader(PBL) Stage. This is usually a 32 Khz clock and the frequency for the same is stored here. > >> + >> +required: >> + - compatible >> + - reg >> + >> +additionalProperties: false >> + >> +examples: >> + - | >> + mpm2-sleep-counter@c221000{ > > Node names should be generic. > https://devicetree-specification.readthedocs.io/en/latest/chapter2-devicetree-basics.html#generic-names-recommendation Ack > >> + compatible = "qcom,mpm2-sleep-counter"; >> + reg = <0xc221000 0x1000>; >> + clock-frequency = <32768>; >> + }; > > Best regards, > Krzysztof >
On 3/21/2023 11:09 PM, Krzysztof Kozlowski wrote: > On 21/03/2023 14:51, Souradeep Chowdhury wrote: >> Add the device tree bindings for the module power manager sleep >> counter. >> >> Signed-off-by: Souradeep Chowdhury <quic_schowdhu@quicinc.com> >> --- >> .../bindings/soc/qcom/qcom,mpm-sleep-counter.yaml | 40 ++++++++++++++++++++++ >> 1 file changed, 40 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >> >> diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >> new file mode 100644 >> index 0000000..f9f46b7 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml > > Your code a bit explains this... this is not a device but some memory > region. Does not look like suitable for bindings as separate device. Ack. Can you let me know the suitable place to put the bindings for this? > > Best regards, > Krzysztof >
On 22/03/2023 14:46, Souradeep Chowdhury wrote: >>> + - const: qcom,mpm2-sleep-counter >> >> SoC specific compatible. >> > > This is a generic Module Power Manager Sleep Counter which is present in > all Qcom Socs, so SoC specific compatible is not given here. Not really a good reason and it is actually very difficult to verify this. If I understand correctly any moment FW can change and this will stop being valid, so no. > >>> + >>> + reg: >>> + items: >>> + - description: MPM Sleep Counter Base >> >> just maxItems: 1 >> > > Ack >>> + >>> + clock-frequency: >>> + description: Frequency for the sleep counter >> >> Since this does not have clocks, what frequency you are setting here? > > Module Power Manager(MPM) Sleep Counter is a clock that starts ticking > from Primary Boot Loader(PBL) Stage. This is usually a 32 Khz clock and > the frequency for the same is stored here. You just said all devices have the same MPM, so I would argue that all devices have the same clock. Anyway, this is a legacy property. Best regards, Krzysztof
On 22/03/2023 15:02, Souradeep Chowdhury wrote: > > > On 3/21/2023 11:09 PM, Krzysztof Kozlowski wrote: >> On 21/03/2023 14:51, Souradeep Chowdhury wrote: >>> Add the device tree bindings for the module power manager sleep >>> counter. >>> >>> Signed-off-by: Souradeep Chowdhury <quic_schowdhu@quicinc.com> >>> --- >>> .../bindings/soc/qcom/qcom,mpm-sleep-counter.yaml | 40 ++++++++++++++++++++++ >>> 1 file changed, 40 insertions(+) >>> create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >>> >>> diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >>> new file mode 100644 >>> index 0000000..f9f46b7 >>> --- /dev/null >>> +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >> >> Your code a bit explains this... this is not a device but some memory >> region. Does not look like suitable for bindings as separate device. > > Ack. Can you let me know the suitable place to put the bindings for this? Reserved memory region? Or drop from bindings entirely. Best regards, Krzysztof
On 3/22/2023 9:59 PM, Krzysztof Kozlowski wrote: > On 22/03/2023 14:46, Souradeep Chowdhury wrote: >>>> + - const: qcom,mpm2-sleep-counter >>> >>> SoC specific compatible. >>> >> >> This is a generic Module Power Manager Sleep Counter which is present in >> all Qcom Socs, so SoC specific compatible is not given here. > > Not really a good reason and it is actually very difficult to verify > this. If I understand correctly any moment FW can change and this will > stop being valid, so no. Ack > >> >>>> + >>>> + reg: >>>> + items: >>>> + - description: MPM Sleep Counter Base >>> >>> just maxItems: 1 >>> >> >> Ack >>>> + >>>> + clock-frequency: >>>> + description: Frequency for the sleep counter >>> >>> Since this does not have clocks, what frequency you are setting here? >> >> Module Power Manager(MPM) Sleep Counter is a clock that starts ticking >> from Primary Boot Loader(PBL) Stage. This is usually a 32 Khz clock and >> the frequency for the same is stored here. > > You just said all devices have the same MPM, so I would argue that all > devices have the same clock. > > Anyway, this is a legacy property. Ack. Will drop clock frequency. > > Best regards, > Krzysztof >
On 3/22/2023 10:01 PM, Krzysztof Kozlowski wrote: > On 22/03/2023 15:02, Souradeep Chowdhury wrote: >> >> >> On 3/21/2023 11:09 PM, Krzysztof Kozlowski wrote: >>> On 21/03/2023 14:51, Souradeep Chowdhury wrote: >>>> Add the device tree bindings for the module power manager sleep >>>> counter. >>>> >>>> Signed-off-by: Souradeep Chowdhury <quic_schowdhu@quicinc.com> >>>> --- >>>> .../bindings/soc/qcom/qcom,mpm-sleep-counter.yaml | 40 ++++++++++++++++++++++ >>>> 1 file changed, 40 insertions(+) >>>> create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >>>> >>>> diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >>>> new file mode 100644 >>>> index 0000000..f9f46b7 >>>> --- /dev/null >>>> +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml >>> >>> Your code a bit explains this... this is not a device but some memory >>> region. Does not look like suitable for bindings as separate device. >> >> Ack. Can you let me know the suitable place to put the bindings for this? > > Reserved memory region? Or drop from bindings entirely. Ack. Will drop this for now. > > Best regards, > Krzysztof >
diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml new file mode 100644 index 0000000..f9f46b7 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,mpm-sleep-counter.yaml @@ -0,0 +1,40 @@ +# SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/qcom/qcom,mpm-sleep-counter.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MPM Sleep Counter + +maintainers: + - Souradeep Chowdhury <quic_schowdhu@quicinc.com> + +description: | + MPM(Module Power Manager) has a sleep counter which is used to track + various stages of the boot process in Qualcomm. + +properties: + compatible: + items: + - const: qcom,mpm2-sleep-counter + + reg: + items: + - description: MPM Sleep Counter Base + + clock-frequency: + description: Frequency for the sleep counter + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + mpm2-sleep-counter@c221000{ + compatible = "qcom,mpm2-sleep-counter"; + reg = <0xc221000 0x1000>; + clock-frequency = <32768>; + };