Message ID | 20221025183244.615318-5-shenwei.wang@nxp.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp1158352wru; Tue, 25 Oct 2022 11:39:10 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7FOiH7mh5acEItqgy3g2PWiwqLHwdumoBaidu8IOzASpyks7QT7tMXngdX1nzKP7hGWkp9 X-Received: by 2002:a05:6a00:8cb:b0:52c:6962:2782 with SMTP id s11-20020a056a0008cb00b0052c69622782mr40454218pfu.81.1666723149739; Tue, 25 Oct 2022 11:39:09 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1666723149; cv=pass; d=google.com; s=arc-20160816; b=FSj8NQnN+BCncXmIXta0VVzRNhKgC44ysx9ir+G162NJg7NezvfQqQtgVjEbI22tRV XIZ9gz32HqMGn4GsNbvl9fVXOrPd4GwlbHuwFekb91ch7pWbomF/O+yZqA6k/vies28L o3GpDq8tPPvcqFcj1Fj02BLll+PIrpAuuhIYxyZ5S0NGcwldGZ89w7d0UW4Z76Tu6i7t fyPLbljHwP/mQZh4qOFYbkoD/oJH8FUUEG65Jsv4Nk5PBTk+r1qjV7qLHR72QBesaf48 qqb5f1Hh0wYu3HTV4cJCAboxnW2Uy21LLtYiULZbTX3wfWIJQIz7053+OwMyS3ZJHQtA 5Vvw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=8xf3M/pDapRpv9SPS1/daqxjwo3pBb33QMXB95kKr6A=; b=ipwke2F3da9CL6oeA1LpJmC10krfIOLyUQA+tPBRzozLEONw2GdwvkTBVuVtihswIz 0y9/GRZzfyrSCUlTMWj3iDt5tpplNQPi9knPgEGSsbhiGYoxUDWAx7ROpcf4f99TJEx3 je9LjVNrjFor3Y3W6QsIuaysT8aoGL4z7ThkFBLRCpz6IF97NK9Dr/a5o08zq6AbKPQt IFm4n2i/s41f5tW+l2kpVxkprAApbN/4VJM9wMtrUQGzT0VqWlGoA4j5KlEwDYUfXE5R ddwz7HmDQd5zAz56X35lbP5OTwkjRPsKd7vM8ddnsiWze6XxGvXwMjy9IYFFanIS+3VE q2pA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b=apTgx34V; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id iw13-20020a170903044d00b001869d997f17si3516833plb.563.2022.10.25.11.38.36; Tue, 25 Oct 2022 11:39:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b=apTgx34V; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232783AbiJYSdn (ORCPT <rfc822;pwkd43@gmail.com> + 99 others); Tue, 25 Oct 2022 14:33:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39586 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232839AbiJYSdh (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 25 Oct 2022 14:33:37 -0400 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2070.outbound.protection.outlook.com [40.107.21.70]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5C1F3F53D3; Tue, 25 Oct 2022 11:33:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ErlIN+ucj5MLLUCWSDJmACYDdJqpuT8RXeUaJakQV4d6O+Ox0QfHFGX412uNtagH1rcsTFk6OjE4wsv6B//Mdkx9Mk42Ychuh4AC1T/c/E0peWNa9adVc7n2gHEVdooypcqVw6N1pWSoerLSzuJrKGhSuZLv36JUnN3WxJezbKfSa4I9IfN7hgyTC4ZWOyYEovzTa6lMKXESmeyNmk87hNAHCJGUnXpqcuhSiq33IdS6XFZ9lUI54XZp10jYBSq6rFFzhEj/VDvB/N821TMBqJd7LaSMyVgolHAu1j7Zj5K3ZJYlJgQ9pTItp+aYE6Ho1Kn6aHMS9nkALzH5vBZfNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8xf3M/pDapRpv9SPS1/daqxjwo3pBb33QMXB95kKr6A=; b=cFlh3GlHXqiDN93Ck2ot3bZcJ2awuLZl84jGDVozbWsMZ79CX/dxYOmR31Kkfih/CVG0bWo/thUKH/pPE9518G6NxNoGIq9zpYO8o7wyPlCdiki6W2Ko5CYSCYAXL3fWALeNKRKH4RI1y4o+ltg4Z+c7RnEhvg9fp7cRfwinCFHEx1Z99kF5BglqGCg5aMnT3ChOK9lU7LUit5vs5pvPvGpuTlaq93kc9Ogq/PrXTR+1Zk39+90ZMpNyxYGVTruKWajiKeY4T9ycLzZ6fG7h9ukEy6S09klFn+e8p6i4/TGhHMs+xrN0SM4lsM6ZGV90JOWx180m9QOCeKYBC0mFrg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8xf3M/pDapRpv9SPS1/daqxjwo3pBb33QMXB95kKr6A=; b=apTgx34V890FoOeENKV65h7XKf+PsC1OtbVEW/MHPBceRujAxq5e9oXdL0DTt3xAmxIp4UHlQN5TWkqqBmjHMeep5oAQE4ikoyLYI+eR4B9uSMMaWfzfBMY689RTcvFlR+PgQ+a4a7psbQfgRwZZ4m6j7mmKpsaE6coiBV/UsTA= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) by AS1PR04MB9581.eurprd04.prod.outlook.com (2603:10a6:20b:470::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5723.33; Tue, 25 Oct 2022 18:33:29 +0000 Received: from PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::4150:173b:56ec:dc6c]) by PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::4150:173b:56ec:dc6c%9]) with mapi id 15.20.5746.028; Tue, 25 Oct 2022 18:33:29 +0000 From: Shenwei Wang <shenwei.wang@nxp.com> To: Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Shawn Guo <shawnguo@kernel.org>, Sascha Hauer <s.hauer@pengutronix.de>, Linus Walleij <linus.walleij@linaro.org>, Bartosz Golaszewski <brgl@bgdev.pl>, Dong Aisheng <aisheng.dong@nxp.com>, Jacky Bai <ping.bai@nxp.com> Cc: Pengutronix Kernel Team <kernel@pengutronix.de>, Fabio Estevam <festevam@gmail.com>, NXP Linux Team <linux-imx@nxp.com>, Shenwei Wang <shenwei.wang@nxp.com>, Peng Fan <peng.fan@nxp.com>, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev Subject: [PATCH v3 4/5] pinctrl: freescale: add pad wakeup config Date: Tue, 25 Oct 2022 13:32:43 -0500 Message-Id: <20221025183244.615318-5-shenwei.wang@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221025183244.615318-1-shenwei.wang@nxp.com> References: <20221025183244.615318-1-shenwei.wang@nxp.com> Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: BY5PR13CA0032.namprd13.prod.outlook.com (2603:10b6:a03:180::45) To PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9185:EE_|AS1PR04MB9581:EE_ X-MS-Office365-Filtering-Correlation-Id: 790b2d9d-6383-4ce8-7e14-08dab6b769ac X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Nm2cNgeuebKHjxWVZe6l2Pxu6VAj+QlN88x1Niho+2ECWuykiAkXpniYMLKZJp0aOV9xGd5Q4wvtPQan7EECwL5RqKRicqKm/tLinQMi/THMmZlJ86gJJtVaBxjrfKC5dtAJUEfTJoG4yeQQ2Nehv0xr/mQ2FH1/3PuJt5OVNh6ib4tq8b3iw4uXoNXlL9rQ9UifNlZSJghourVVf9TmaV23SKNLRhY9kN5nsL1gHy+QWBtP77DEkaxHDwFjBA5lrDBJmTYWoN9U4h0AUJpI4HEitPaF/SmCRvvwJPD3GMQ1PATXxh2+6iLVnPgDpxzj7Cv4lVlobX71elCTiY+5I8wCsok6jRD2Zyq3lCGcz+kmJxsO5VS1SD+zOU/nZcQ33ohaFP2GW1/hO0a2Vu4qdb+JcFujtGNoElPbFOutzKVevzO9Af2UnUYWnszfQdJsf6EKtytmBp0bY8AJP1p/dAnHJYnuH04REnL/Vnt6Al+HUWYYaCd3fgQg29PaHJkRsyPKlSQV0IdmkqjpfEO7mLPORDQ9MbZkefV92ZClycKvxMmHFkgV9AYfqQ71Y+yX3iLlKSQN/HZiZAci1sNwkGFlfx5FoItjZ0j+JYrLetKWRarJD7uEBfcBfGPuu3BZNqq+v+xWCyfXLQBsv73G3JOAPbPEB8auy2XswWoe00dOIge4jq6QYriewwGYDFy6OpUw/NOUWpVaxSzATOefcmfFW0fSCSMskfZa5WQwBy6/NXYVGtlTxZkDXOD0Lgi3JsSsWf4ixjEB95CM5XZtKA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9185.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(136003)(396003)(366004)(376002)(346002)(451199015)(478600001)(38350700002)(38100700002)(7416002)(55236004)(6486002)(8676002)(86362001)(2906002)(52116002)(36756003)(44832011)(6636002)(66946007)(66476007)(110136005)(6506007)(8936002)(66556008)(4326008)(54906003)(26005)(41300700001)(5660300002)(6512007)(316002)(1076003)(186003)(2616005)(6666004);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: Y3V0y4VPML1E3MqD+lkJqr8pS1GjWmQCG4Evv+JAzKtHDEERJEHA+zUOT00KMTvD/xqQhBEIah9OImaiFV6k8pgfRAThHy5FiwrGVhoUXNrBmyq7nriGXKXWT+mO1eW0CN8RvJTXdeuGTkPLE5mNmwpyWkFMB4WUT0Htaq1jR3gJmfiX+Hk5I5FWhlqsxqKDoN+fcQ4hRRMBqzMJIVx654UfOaBKLrSIww8kKpuYO66YXIF88aFohidMV72G2n0veuRrYyXVcr+QYK8BvEFIQ/T8C+Bvq+8cFzi30Q/AWiJOnUlsmzf6o276yItjfoTLOQG3i7v22C/FTh6eZ2V4WXYYp8tn54EH3127mrYeLT/yWVc8G/AF7pFGClzyzPErOq4tgvN7PMXGBpK11tZ4jJ05JwFl6wQaFpDj446+aibQdPWAhlIOR1fsKv3dEaeb0HvsbrSU4JVwS9GwmXlSNdS+uNSO4AAIKy3DNlWZTXQweJzvtwGjSumR8RIglvt0Ok3JC+/IUawuGtJw8XdZR6aIxkn+tdbyGpC21lxcmGNAwN+jBMdYf5rXIcxol0ZEUNs0OxqesVPGHeWwW93DdW9CiWjoZgGtShzu9lIb+ybs5IBhzQIJuRt39R4ty0ey/4nmxT/kv/ol4ZFiU6r9SqEAzsj2ZgTexgUcwpdFjAL1nJlzxdgRiqWxvW0R4KK9pMltzE52HWRlL3UdQ3YSkKFGjCUG9rkH/OLr8pltnieF/eQ/a8v9sj+uJJK3zVno+w7AHvjfMmLXMaEN1GAyUbvc1C42sYayV0Ibb+ZtA+gZoyJNAE8Gjxs8YxvBTdNz3TCvj3EbBTxrPrEYUbc6wsdWWBWoOJAjbJd2dqCRiBnggRMw2DBfOkHIvPojPtPyQKYYNvpPuxlOkv1eS4wo3mYLxm8/cRH7BybiNFS6eGikbgPWFz6uHp7YuTRqeEn/8KWtae+mT47ogyx0d2GzZsi1gXaRyYnHDnKSsfMrF/dZJxdpIUG5cjqlYwU0apC2B9HnTawBGw0vrHNq1XKE0GWQBjFApv86hiwF28nuzwJwzVM6PP1TmKOXOpdzlg5fN2afes373FcVTATJuxBw8v7QwX6EbLMiE1OJFBV7+7DUIZQJveGHJDy2f+aP4KkqQjK84tnZtyntZ9gMe27I2ynpp8TwogL0wmVYhaDd0c/Z8j6ofPQZzNccX0R9jqLo9QRgZTrdQz0SVzqr49G8OOFJ7qiHwFkBDLrkEz8yKadDhsXxjzUGAx45SYUtMTn4OFkX37pEnrr9b3GEjjHHw7jV2U3eSCbvjVC6p8kTgbVlYARjqr1Vljl+o0Uy0Cj40exwzdPeG3wrLCA9MjUq5Mj2dy7RM6wMzW1oWFuQu+dFICD+RJmcX1aMTItoYnROpwm1SA4IaKIBnB2kCswhV4nmn8kLn6Z2afUUB9NXVznFoLNOzXqbvuL+N1q7kZn7U96tuFSnFenD+oYDYlmNDmIl0RB1VwOpk76KaiNSgjF+F6YvU3h7elW9sh+M+S82mQUDPEdCdUtLz7RulgS7bCsvhWF7Xu91OGJK1l35MKhaR3hUuo6yeIhTpUfZiQ8P X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 790b2d9d-6383-4ce8-7e14-08dab6b769ac X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9185.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Oct 2022 18:33:29.7341 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: GdIM/RQcQVV5WFvaX2Jo7bCBQi5qdEqMO+ZPMSCbjv2EWTm3X4itvqHvoSY3o2NCjV+fzmnr72xSwx2rO93xow== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9581 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747685893291861750?= X-GMAIL-MSGID: =?utf-8?q?1747685893291861750?= |
Series |
add suspend/resume support for i.mx8x SoCs
|
|
Commit Message
Shenwei Wang
Oct. 25, 2022, 6:32 p.m. UTC
add the logic to configure the pad wakeup function via
the pin_config_set handler.
Signed-off-by: Shenwei Wang <shenwei.wang@nxp.com>
---
drivers/pinctrl/freescale/pinctrl-scu.c | 30 +++++++++++++++++++++++++
1 file changed, 30 insertions(+)
Comments
Hi Shenwei, Thank you for the patch! Perhaps something to improve: [auto build test WARNING on robh/for-next] [also build test WARNING on linusw-pinctrl/devel brgl/gpio/for-next krzk/for-next krzk-dt/for-next linus/master v6.1-rc2 next-20221025] [cannot apply to pinctrl-samsung/for-next] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Shenwei-Wang/add-suspend-resume-support-for-i-mx8x-SoCs/20221026-023543 base: https://git.kernel.org/pub/scm/linux/kernel/git/robh/linux.git for-next patch link: https://lore.kernel.org/r/20221025183244.615318-5-shenwei.wang%40nxp.com patch subject: [PATCH v3 4/5] pinctrl: freescale: add pad wakeup config config: arm64-allyesconfig (attached as .config) compiler: aarch64-linux-gcc (GCC) 12.1.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://github.com/intel-lab-lkp/linux/commit/04a251addfbc0236901c463ebe3cb6d38dd71ca8 git remote add linux-review https://github.com/intel-lab-lkp/linux git fetch --no-tags linux-review Shenwei-Wang/add-suspend-resume-support-for-i-mx8x-SoCs/20221026-023543 git checkout 04a251addfbc0236901c463ebe3cb6d38dd71ca8 # save the config file mkdir build_dir && cp config build_dir/.config COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-12.1.0 make.cross W=1 O=build_dir ARCH=arm64 SHELL=/bin/bash drivers/pinctrl/freescale/ If you fix the issue, kindly add following tag where applicable | Reported-by: kernel test robot <lkp@intel.com> All warnings (new ones prefixed by >>): In file included from include/linux/printk.h:566, from include/asm-generic/bug.h:22, from arch/arm64/include/asm/bug.h:26, from include/linux/bug.h:5, from arch/arm64/include/asm/cpufeature.h:20, from arch/arm64/include/asm/ptrace.h:11, from arch/arm64/include/asm/irqflags.h:10, from include/linux/irqflags.h:16, from include/linux/rcupdate.h:26, from include/linux/rculist.h:11, from include/linux/pid.h:5, from include/linux/sched.h:14, from include/linux/ratelimit.h:6, from include/linux/dev_printk.h:16, from include/linux/device.h:15, from include/linux/firmware/imx/ipc.h:11, from include/linux/firmware/imx/sci.h:13, from drivers/pinctrl/freescale/pinctrl-scu.c:9: drivers/pinctrl/freescale/pinctrl-scu.c: In function 'imx_pinconf_set_scu': >> drivers/pinctrl/freescale/pinctrl-scu.c:109:37: warning: format '%d' expects argument of type 'int', but argument 5 has type 'long unsigned int' [-Wformat=] 109 | dev_dbg(ipctl->dev, "wakeup pin_id: %d type: %d\n", | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ include/linux/dynamic_debug.h:223:29: note: in definition of macro '__dynamic_func_call_cls' 223 | func(&id, ##__VA_ARGS__); \ | ^~~~~~~~~~~ include/linux/dynamic_debug.h:249:9: note: in expansion of macro '_dynamic_func_call_cls' 249 | _dynamic_func_call_cls(_DPRINTK_CLASS_DFLT, fmt, func, ##__VA_ARGS__) | ^~~~~~~~~~~~~~~~~~~~~~ include/linux/dynamic_debug.h:272:9: note: in expansion of macro '_dynamic_func_call' 272 | _dynamic_func_call(fmt, __dynamic_dev_dbg, \ | ^~~~~~~~~~~~~~~~~~ include/linux/dev_printk.h:155:9: note: in expansion of macro 'dynamic_dev_dbg' 155 | dynamic_dev_dbg(dev, dev_fmt(fmt), ##__VA_ARGS__) | ^~~~~~~~~~~~~~~ include/linux/dev_printk.h:155:30: note: in expansion of macro 'dev_fmt' 155 | dynamic_dev_dbg(dev, dev_fmt(fmt), ##__VA_ARGS__) | ^~~~~~~ drivers/pinctrl/freescale/pinctrl-scu.c:109:17: note: in expansion of macro 'dev_dbg' 109 | dev_dbg(ipctl->dev, "wakeup pin_id: %d type: %d\n", | ^~~~~~~ drivers/pinctrl/freescale/pinctrl-scu.c:109:63: note: format string is defined here 109 | dev_dbg(ipctl->dev, "wakeup pin_id: %d type: %d\n", | ~^ | | | int | %ld vim +109 drivers/pinctrl/freescale/pinctrl-scu.c 85 86 int imx_pinconf_set_scu(struct pinctrl_dev *pctldev, unsigned pin_id, 87 unsigned long *configs, unsigned num_configs) 88 { 89 struct imx_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev); 90 struct imx_sc_msg_req_pad_set msg; 91 struct imx_sc_rpc_msg *hdr = &msg.hdr; 92 unsigned int mux = configs[0]; 93 unsigned int conf = configs[1]; 94 unsigned int val; 95 int ret; 96 97 if (num_configs == 1) { 98 struct imx_sc_msg_gpio_set_pad_wakeup wmsg; 99 100 hdr = &wmsg.hdr; 101 hdr->ver = IMX_SC_RPC_VERSION; 102 hdr->svc = IMX_SC_RPC_SVC_PAD; 103 hdr->func = IMX_SC_PAD_FUNC_SET_WAKEUP; 104 hdr->size = 2; 105 wmsg.pad = pin_id; 106 wmsg.wakeup = *configs; 107 ret = imx_scu_call_rpc(pinctrl_ipc_handle, &wmsg, true); 108 > 109 dev_dbg(ipctl->dev, "wakeup pin_id: %d type: %d\n", 110 pin_id, *configs); 111 return ret; 112 } 113 114 /* 115 * Set mux and conf together in one IPC call 116 */ 117 WARN_ON(num_configs != 2); 118 119 val = conf | BM_PAD_CTL_IFMUX_ENABLE | BM_PAD_CTL_GP_ENABLE; 120 val |= mux << BP_PAD_CTL_IFMUX; 121 122 hdr->ver = IMX_SC_RPC_VERSION; 123 hdr->svc = IMX_SC_RPC_SVC_PAD; 124 hdr->func = IMX_SC_PAD_FUNC_SET; 125 hdr->size = 3; 126 127 msg.pad = pin_id; 128 msg.val = val; 129 130 ret = imx_scu_call_rpc(pinctrl_ipc_handle, &msg, true); 131 132 dev_dbg(ipctl->dev, "write: pin_id %u config 0x%x val 0x%x\n", 133 pin_id, conf, val); 134 135 return ret; 136 } 137 EXPORT_SYMBOL_GPL(imx_pinconf_set_scu); 138
On Tue, Oct 25, 2022 at 01:32:43PM -0500, Shenwei Wang wrote: >add the logic to configure the pad wakeup function via >the pin_config_set handler. > >Signed-off-by: Shenwei Wang <shenwei.wang@nxp.com> >--- > drivers/pinctrl/freescale/pinctrl-scu.c | 30 +++++++++++++++++++++++++ > 1 file changed, 30 insertions(+) > >diff --git a/drivers/pinctrl/freescale/pinctrl-scu.c b/drivers/pinctrl/freescale/pinctrl-scu.c >index 59b5f8a35111..0b172f7e7261 100644 >--- a/drivers/pinctrl/freescale/pinctrl-scu.c >+++ b/drivers/pinctrl/freescale/pinctrl-scu.c >@@ -15,6 +15,11 @@ > #include "../core.h" > #include "pinctrl-imx.h" > >+#define IMX_SC_PAD_FUNC_GET_WAKEUP 9 >+#define IMX_SC_PAD_FUNC_SET_WAKEUP 4 >+#define IMX_SC_IRQ_GROUP_WAKE 3 /* Wakeup interrupts */ >+#define IMX_SC_IRQ_PAD 2 /* Pad wakeup */ >+ > enum pad_func_e { > IMX_SC_PAD_FUNC_SET = 15, > IMX_SC_PAD_FUNC_GET = 16, >@@ -36,10 +41,18 @@ struct imx_sc_msg_resp_pad_get { > u32 val; > } __packed; > >+struct imx_sc_msg_gpio_set_pad_wakeup { >+ struct imx_sc_rpc_msg hdr; >+ u16 pad; >+ u8 wakeup; >+} __packed __aligned(4); >+ > static struct imx_sc_ipc *pinctrl_ipc_handle; > > int imx_pinctrl_sc_ipc_init(struct platform_device *pdev) > { >+ imx_scu_irq_group_enable(IMX_SC_IRQ_GROUP_WAKE, >+ IMX_SC_IRQ_PAD, true); > return imx_scu_get_handle(&pinctrl_ipc_handle); > } > EXPORT_SYMBOL_GPL(imx_pinctrl_sc_ipc_init); >@@ -81,6 +94,23 @@ int imx_pinconf_set_scu(struct pinctrl_dev *pctldev, unsigned pin_id, > unsigned int val; > int ret; > >+ if (num_configs == 1) { >+ struct imx_sc_msg_gpio_set_pad_wakeup wmsg; >+ >+ hdr = &wmsg.hdr; >+ hdr->ver = IMX_SC_RPC_VERSION; >+ hdr->svc = IMX_SC_RPC_SVC_PAD; >+ hdr->func = IMX_SC_PAD_FUNC_SET_WAKEUP; >+ hdr->size = 2; >+ wmsg.pad = pin_id; >+ wmsg.wakeup = *configs; >+ ret = imx_scu_call_rpc(pinctrl_ipc_handle, &wmsg, true); >+ >+ dev_dbg(ipctl->dev, "wakeup pin_id: %d type: %d\n", >+ pin_id, *configs); Format issue, and configs should be unsigned long type. Otherwise, looks good to me. Regards, Peng. >+ return ret; >+ } >+ > /* > * Set mux and conf together in one IPC call > */ >-- >2.34.1 > --
diff --git a/drivers/pinctrl/freescale/pinctrl-scu.c b/drivers/pinctrl/freescale/pinctrl-scu.c index 59b5f8a35111..0b172f7e7261 100644 --- a/drivers/pinctrl/freescale/pinctrl-scu.c +++ b/drivers/pinctrl/freescale/pinctrl-scu.c @@ -15,6 +15,11 @@ #include "../core.h" #include "pinctrl-imx.h" +#define IMX_SC_PAD_FUNC_GET_WAKEUP 9 +#define IMX_SC_PAD_FUNC_SET_WAKEUP 4 +#define IMX_SC_IRQ_GROUP_WAKE 3 /* Wakeup interrupts */ +#define IMX_SC_IRQ_PAD 2 /* Pad wakeup */ + enum pad_func_e { IMX_SC_PAD_FUNC_SET = 15, IMX_SC_PAD_FUNC_GET = 16, @@ -36,10 +41,18 @@ struct imx_sc_msg_resp_pad_get { u32 val; } __packed; +struct imx_sc_msg_gpio_set_pad_wakeup { + struct imx_sc_rpc_msg hdr; + u16 pad; + u8 wakeup; +} __packed __aligned(4); + static struct imx_sc_ipc *pinctrl_ipc_handle; int imx_pinctrl_sc_ipc_init(struct platform_device *pdev) { + imx_scu_irq_group_enable(IMX_SC_IRQ_GROUP_WAKE, + IMX_SC_IRQ_PAD, true); return imx_scu_get_handle(&pinctrl_ipc_handle); } EXPORT_SYMBOL_GPL(imx_pinctrl_sc_ipc_init); @@ -81,6 +94,23 @@ int imx_pinconf_set_scu(struct pinctrl_dev *pctldev, unsigned pin_id, unsigned int val; int ret; + if (num_configs == 1) { + struct imx_sc_msg_gpio_set_pad_wakeup wmsg; + + hdr = &wmsg.hdr; + hdr->ver = IMX_SC_RPC_VERSION; + hdr->svc = IMX_SC_RPC_SVC_PAD; + hdr->func = IMX_SC_PAD_FUNC_SET_WAKEUP; + hdr->size = 2; + wmsg.pad = pin_id; + wmsg.wakeup = *configs; + ret = imx_scu_call_rpc(pinctrl_ipc_handle, &wmsg, true); + + dev_dbg(ipctl->dev, "wakeup pin_id: %d type: %d\n", + pin_id, *configs); + return ret; + } + /* * Set mux and conf together in one IPC call */