Message ID | 1675443891-31709-2-git-send-email-quic_mojha@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp965587wrn; Fri, 3 Feb 2023 09:28:44 -0800 (PST) X-Google-Smtp-Source: AK7set+k3d8jPbedCYhY15+CHcHma9zz5kb59LnMY2qbSp5gFhG0FTH7D1gnyoPBfEFP5wB53Txi X-Received: by 2002:a17:90b:3e84:b0:22b:bcae:d6e2 with SMTP id rj4-20020a17090b3e8400b0022bbcaed6e2mr11827718pjb.10.1675445323979; Fri, 03 Feb 2023 09:28:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675445323; cv=none; d=google.com; s=arc-20160816; b=q0AJk9YBh2K0RKY0anj7vTbWVrHg2bNdv/z5ATpeOjw5LBtpu+p8gvgYDJZonuDOkZ jgOX+LfYQ/jsXpbPiPOGHoByZVDWGZPsx5AgXZt5IgTNAqjV6sYUe/cvT0quUn/JNdWx R3CeezGondXiN0HNSsNYtcntApBiGgK4xtXF43qSkojQ8M8SLo6qbIdryThriBxnK6Yo HIZXoyPXmxTHbLtmn4M7k91Cd5/kYjIkCDEzfQcM7rWzP+fT+0VVDLuk97oy/Gq1urZz xaro8Kn4YsNb4343kcVPZ3dLkAlcVCOtvR6b5KDNaRrmhT6LSstf9D1M8UBoI14Cgk7W UWOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=r2i2OCiO4MFIdD7cN0ixy2GNVRxJWKfCGhBkmngxhTo=; b=Owp3dUpHnok7uhoVPMTPsS+xQVNFTIP7TS2F4UYygI2AeoqSQjaFt8Q5eq7II8z4gD 7TyvLO0sszNzATiEuNvSTRxoRr1GTyPoVcnPFtXwfPwOCMWW8wc2ygDTU10jv67Z/uwd NXAHmFzgh3cxoUDqOPuT5rj49bXULqzMBmkNdF9zhYPRsTXW0Tjss8+m5SmfxgAgUdIu /7V1vxcSW3EkDjcredsNkXiDRRXFjjjBsZnOB+ruwZ7JcKKZuuW8en2l+PdQ8A1kg9Bu IZvZkC6acehk8JqVDDGwIAIRLy0LuOIO9K3fLE/cv8yakmyf6w+SADYsWxwHhkQLOAyL U8Fw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=nJNheWXj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ng6-20020a17090b1a8600b002263a7c096csi4245098pjb.6.2023.02.03.09.28.27; Fri, 03 Feb 2023 09:28:43 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=nJNheWXj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233477AbjBCRFe (ORCPT <rfc822;il.mystafa@gmail.com> + 99 others); Fri, 3 Feb 2023 12:05:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52456 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233614AbjBCRF2 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 3 Feb 2023 12:05:28 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1EEB9A9D61; Fri, 3 Feb 2023 09:05:20 -0800 (PST) Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 313FlcUa025752; Fri, 3 Feb 2023 17:05:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=r2i2OCiO4MFIdD7cN0ixy2GNVRxJWKfCGhBkmngxhTo=; b=nJNheWXjnxiSB/b9wjexTs6tTEn0ldgWu6HZt1sNYEtAwlM/qpICLezzDyuXRDS10L59 q58OyvK3nOVwmSJnBTct77a3fE+UYMa5vLV4UIytdgGINjdrOgh/hS/MeMFwk+fPZyu/ LV5MV2oirjkUCoOwnRDpaBgQFXT/MfsclhdGTZmVTtnGe6n5Z/smc6mg+gWqPzGGoSo7 cw2Ret5jXAvYBhBlm96MBJF9yX4G4pt2pSmRukeBM/JgRqay6M/oMU5fEQGWVGaY02ez yG7MskF/TxmypIoD8j8dBMBknQeoFzgPttr6eTdqunBihUYaNb3nwcIhgIEQ7VPmnCJC tQ== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3ngns4j3e1-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Feb 2023 17:05:17 +0000 Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 313H5GMA011929 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 3 Feb 2023 17:05:16 GMT Received: from hu-mojha-hyd.qualcomm.com (10.80.80.8) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Fri, 3 Feb 2023 09:05:13 -0800 From: Mukesh Ojha <quic_mojha@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org> CC: <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Mukesh Ojha <quic_mojha@quicinc.com> Subject: [PATCH 2/2] arm64: dts: qcom: sm8450: Add IMEM and PIL info region Date: Fri, 3 Feb 2023 22:34:51 +0530 Message-ID: <1675443891-31709-2-git-send-email-quic_mojha@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1675443891-31709-1-git-send-email-quic_mojha@quicinc.com> References: <1675443891-31709-1-git-send-email-quic_mojha@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 9YWmJjhztRu76f9ClKfcESc0UVUOAvwt X-Proofpoint-ORIG-GUID: 9YWmJjhztRu76f9ClKfcESc0UVUOAvwt X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.122.1 definitions=2023-02-03_15,2023-02-03_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 suspectscore=0 mlxscore=0 mlxlogscore=648 impostorscore=0 malwarescore=0 adultscore=0 phishscore=0 clxscore=1015 spamscore=0 priorityscore=1501 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2302030157 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1756831756255146491?= X-GMAIL-MSGID: =?utf-8?q?1756831756255146491?= |
Series |
[1/2] dt-bindings: sram: qcom,imem: document sm8450
|
|
Commit Message
Mukesh Ojha
Feb. 3, 2023, 5:04 p.m. UTC
Add a simple-mfd representing IMEM on SM8450 and define the PIL
relocation info region, so that post mortem tools will be able
to locate the loaded remoteprocs.
Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com>
---
arch/arm64/boot/dts/qcom/sm8450.dtsi | 15 +++++++++++++++
1 file changed, 15 insertions(+)
Comments
On 03/02/2023 18:04, Mukesh Ojha wrote: > Add a simple-mfd representing IMEM on SM8450 and define the PIL > relocation info region, so that post mortem tools will be able > to locate the loaded remoteprocs. > > Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com> > --- > arch/arm64/boot/dts/qcom/sm8450.dtsi | 15 +++++++++++++++ > 1 file changed, 15 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi > index 5704750..474ea1b 100644 > --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi > @@ -3536,6 +3536,21 @@ > }; > }; > > + sram@146aa000 { I don't think it's correct location - sorted. > + compatible = "qcom,sm8450-imem", "syscon", "simple-mfd"; > + reg = <0 0x146aa000 0 0x1000>; > + > + #address-cells = <1>; > + #size-cells = <1>; > + > + ranges = <0 0 0x146aa000 0x1000>; Put ranges after reg. Best regards, Krzysztof
On 3.02.2023 18:04, Mukesh Ojha wrote: > Add a simple-mfd representing IMEM on SM8450 and define the PIL > relocation info region, so that post mortem tools will be able > to locate the loaded remoteprocs. > > Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com> > --- From XBL: 0x14680000, 0x0002A000, "IMEM Base" Is there anything in that wider address range that would interest us? I recall Alex once dug into that when diving into IPA, but I can not recall the conclusion.. Konrad > arch/arm64/boot/dts/qcom/sm8450.dtsi | 15 +++++++++++++++ > 1 file changed, 15 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi > index 5704750..474ea1b 100644 > --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi > @@ -3536,6 +3536,21 @@ > }; > }; > > + sram@146aa000 { > + compatible = "qcom,sm8450-imem", "syscon", "simple-mfd"; > + reg = <0 0x146aa000 0 0x1000>; > + > + #address-cells = <1>; > + #size-cells = <1>; > + > + ranges = <0 0 0x146aa000 0x1000>; > + > + pil-reloc@94c { > + compatible = "qcom,pil-reloc-info"; > + reg = <0x94c 0xc8>; > + }; > + }; > + > apps_rsc: rsc@17a00000 { > label = "apps_rsc"; > compatible = "qcom,rpmh-rsc";
On 2/4/2023 3:07 AM, Konrad Dybcio wrote: > > > On 3.02.2023 18:04, Mukesh Ojha wrote: >> Add a simple-mfd representing IMEM on SM8450 and define the PIL >> relocation info region, so that post mortem tools will be able >> to locate the loaded remoteprocs. >> >> Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com> >> --- > From XBL: > > 0x14680000, 0x0002A000, "IMEM Base" > > Is there anything in that wider address range that would interest > us? I recall Alex once dug into that when diving into IPA, but > I can not recall the conclusion.. Spec-wise, yes IPA do own these 0x146A8000 - 0x146AA000 . But, not sure what they use it for. -Mukesh > > Konrad >> arch/arm64/boot/dts/qcom/sm8450.dtsi | 15 +++++++++++++++ >> 1 file changed, 15 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi >> index 5704750..474ea1b 100644 >> --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi >> @@ -3536,6 +3536,21 @@ >> }; >> }; >> >> + sram@146aa000 { >> + compatible = "qcom,sm8450-imem", "syscon", "simple-mfd"; >> + reg = <0 0x146aa000 0 0x1000>; >> + >> + #address-cells = <1>; >> + #size-cells = <1>; >> + >> + ranges = <0 0 0x146aa000 0x1000>; >> + >> + pil-reloc@94c { >> + compatible = "qcom,pil-reloc-info"; >> + reg = <0x94c 0xc8>; >> + }; >> + }; >> + >> apps_rsc: rsc@17a00000 { >> label = "apps_rsc"; >> compatible = "qcom,rpmh-rsc";
On Mon, Feb 06, 2023 at 08:06:13PM +0530, Mukesh Ojha wrote: > > > On 2/4/2023 3:07 AM, Konrad Dybcio wrote: > > > > > > On 3.02.2023 18:04, Mukesh Ojha wrote: > > > Add a simple-mfd representing IMEM on SM8450 and define the PIL > > > relocation info region, so that post mortem tools will be able > > > to locate the loaded remoteprocs. > > > > > > Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com> > > > --- > > From XBL: > > > > 0x14680000, 0x0002A000, "IMEM Base" > > > > Is there anything in that wider address range that would interest > > us? I recall Alex once dug into that when diving into IPA, but > > I can not recall the conclusion.. > Spec-wise, yes IPA do own these 0x146A8000 - 0x146AA000 . > But, not sure what they use it for. > The DT should not reflect the organization structure. Let's see if Alex have any input on this. Thanks, Bjorn > -Mukesh > > > > Konrad > > > arch/arm64/boot/dts/qcom/sm8450.dtsi | 15 +++++++++++++++ > > > 1 file changed, 15 insertions(+) > > > > > > diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi > > > index 5704750..474ea1b 100644 > > > --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi > > > +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi > > > @@ -3536,6 +3536,21 @@ > > > }; > > > }; > > > + sram@146aa000 { > > > + compatible = "qcom,sm8450-imem", "syscon", "simple-mfd"; > > > + reg = <0 0x146aa000 0 0x1000>; > > > + > > > + #address-cells = <1>; > > > + #size-cells = <1>; > > > + > > > + ranges = <0 0 0x146aa000 0x1000>; > > > + > > > + pil-reloc@94c { > > > + compatible = "qcom,pil-reloc-info"; > > > + reg = <0x94c 0xc8>; > > > + }; > > > + }; > > > + > > > apps_rsc: rsc@17a00000 { > > > label = "apps_rsc"; > > > compatible = "qcom,rpmh-rsc";
+@alex, Please comment. -Mukesh On 2/7/2023 2:34 AM, Bjorn Andersson wrote: > On Mon, Feb 06, 2023 at 08:06:13PM +0530, Mukesh Ojha wrote: >> >> >> On 2/4/2023 3:07 AM, Konrad Dybcio wrote: >>> >>> >>> On 3.02.2023 18:04, Mukesh Ojha wrote: >>>> Add a simple-mfd representing IMEM on SM8450 and define the PIL >>>> relocation info region, so that post mortem tools will be able >>>> to locate the loaded remoteprocs. >>>> >>>> Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com> >>>> --- >>> From XBL: >>> >>> 0x14680000, 0x0002A000, "IMEM Base" >>> >>> Is there anything in that wider address range that would interest >>> us? I recall Alex once dug into that when diving into IPA, but >>> I can not recall the conclusion.. >> Spec-wise, yes IPA do own these 0x146A8000 - 0x146AA000 . >> But, not sure what they use it for. >> > > The DT should not reflect the organization structure. Let's see if Alex > have any input on this. > > Thanks, > Bjorn > >> -Mukesh >>> >>> Konrad >>>> arch/arm64/boot/dts/qcom/sm8450.dtsi | 15 +++++++++++++++ >>>> 1 file changed, 15 insertions(+) >>>> >>>> diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi >>>> index 5704750..474ea1b 100644 >>>> --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi >>>> +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi >>>> @@ -3536,6 +3536,21 @@ >>>> }; >>>> }; >>>> + sram@146aa000 { >>>> + compatible = "qcom,sm8450-imem", "syscon", "simple-mfd"; >>>> + reg = <0 0x146aa000 0 0x1000>; >>>> + >>>> + #address-cells = <1>; >>>> + #size-cells = <1>; >>>> + >>>> + ranges = <0 0 0x146aa000 0x1000>; >>>> + >>>> + pil-reloc@94c { >>>> + compatible = "qcom,pil-reloc-info"; >>>> + reg = <0x94c 0xc8>; >>>> + }; >>>> + }; >>>> + >>>> apps_rsc: rsc@17a00000 { >>>> label = "apps_rsc"; >>>> compatible = "qcom,rpmh-rsc";
On 2/14/23 6:34 AM, Mukesh Ojha wrote: > +@alex, > > Please comment. > > -Mukesh > > On 2/7/2023 2:34 AM, Bjorn Andersson wrote: >> On Mon, Feb 06, 2023 at 08:06:13PM +0530, Mukesh Ojha wrote: >>> >>> >>> On 2/4/2023 3:07 AM, Konrad Dybcio wrote: >>>> >>>> >>>> On 3.02.2023 18:04, Mukesh Ojha wrote: >>>>> Add a simple-mfd representing IMEM on SM8450 and define the PIL >>>>> relocation info region, so that post mortem tools will be able >>>>> to locate the loaded remoteprocs. >>>>> >>>>> Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com> >>>>> --- >>>> From XBL: >>>> >>>> 0x14680000, 0x0002A000, "IMEM Base" >>>> >>>> Is there anything in that wider address range that would interest >>>> us? I recall Alex once dug into that when diving into IPA, but >>>> I can not recall the conclusion.. So you're saying a boot loader defines "IMEM Base" as a range of memory, size 0x2a000. >>> Spec-wise, yes IPA do own these 0x146A8000 - 0x146AA000 . >>> But, not sure what they use it for. And a subset of that range (at offset 0x28000, size 0x2000) is set aside for use by IPA. IPA *does* use this memory area as "fast" memory to hold certain frequently-accessed tables. Details of that are under the modem's control, and I don't have knowledge of that. The IPA driver currently maps it's portion of this memory, but does *not* reflect that use in DT. (This is something that will be corrected at some point, possibly soon.) >> The DT should not reflect the organization structure. Let's see if Alex >> have any input on this. As I understand it there's an "imem" node in DT defined, but it just defines the range of memory, and is something referred to by other drivers (or other nodes in a DTS file). This seems reasonable, and it kind of matches the view I've seen in documents. IPA does *not* follow that pattern, and should. I don't really have any strong input either way. I can help define the "problem" but I don't claim to know the correct way to represent this. It's a contiguous block of special memory. By convention (design) its range divided up, with portions intended to be used for different purposes, by different hardware. IPA is one of the users. -Alex >> >> Thanks, >> Bjorn >> >>> -Mukesh >>>> >>>> Konrad >>>>> arch/arm64/boot/dts/qcom/sm8450.dtsi | 15 +++++++++++++++ >>>>> 1 file changed, 15 insertions(+) >>>>> >>>>> diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi >>>>> b/arch/arm64/boot/dts/qcom/sm8450.dtsi >>>>> index 5704750..474ea1b 100644 >>>>> --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi >>>>> +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi >>>>> @@ -3536,6 +3536,21 @@ >>>>> }; >>>>> }; >>>>> + sram@146aa000 { >>>>> + compatible = "qcom,sm8450-imem", "syscon", "simple-mfd"; >>>>> + reg = <0 0x146aa000 0 0x1000>; >>>>> + >>>>> + #address-cells = <1>; >>>>> + #size-cells = <1>; >>>>> + >>>>> + ranges = <0 0 0x146aa000 0x1000>; >>>>> + >>>>> + pil-reloc@94c { >>>>> + compatible = "qcom,pil-reloc-info"; >>>>> + reg = <0x94c 0xc8>; >>>>> + }; >>>>> + }; >>>>> + >>>>> apps_rsc: rsc@17a00000 { >>>>> label = "apps_rsc"; >>>>> compatible = "qcom,rpmh-rsc";
diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi index 5704750..474ea1b 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -3536,6 +3536,21 @@ }; }; + sram@146aa000 { + compatible = "qcom,sm8450-imem", "syscon", "simple-mfd"; + reg = <0 0x146aa000 0 0x1000>; + + #address-cells = <1>; + #size-cells = <1>; + + ranges = <0 0 0x146aa000 0x1000>; + + pil-reloc@94c { + compatible = "qcom,pil-reloc-info"; + reg = <0x94c 0xc8>; + }; + }; + apps_rsc: rsc@17a00000 { label = "apps_rsc"; compatible = "qcom,rpmh-rsc";