Message ID | 1674192352-4473-5-git-send-email-hongxing.zhu@nxp.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp31462wrn; Thu, 19 Jan 2023 21:56:01 -0800 (PST) X-Google-Smtp-Source: AMrXdXuH+0N4ZgMwoM6WznVGhCLQgUhBvJxT0CL1scGPJOZOZxkY9Wtm8BhBGPcPMzsEgTwrMExZ X-Received: by 2002:a17:902:ebc9:b0:194:8260:cc50 with SMTP id p9-20020a170902ebc900b001948260cc50mr14832525plg.43.1674194160927; Thu, 19 Jan 2023 21:56:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1674194160; cv=none; d=google.com; s=arc-20160816; b=0TbDVbO/s9mnWaPA4Ia42hqG5xZoTMuN9ARf3DzKnn3TtZDW5pDnHfwHFj2pc/+xoj LimoTOoB5d3GgZsMwH0MORmuy1GYN48GPHfXbTmKP9jtUKKxfBsuUNeVF+Pg4fdiSl3o 9R+NygsyhHQOPx7ycdxhcp9viphlaHHp6mgyO+rL1n7KhbaVKw54158SULo/FlE/84ss sn2DY230DvJ7QEh6qp+lEdBzVcjJe2Q4vM1Q5MOx5Je5n/8W/Ti6gY3wUN/jbeiGYdyj MtxW7ZIAxd5vp0+zjTlhNW0idJarxuz8Hhuzbvl1oa6bOTy38oHKB8GqYLfS8kyZ4iUA qI0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=nLJIovOQS3bfl+5z2YZIXUkdcvo+/u6Yd6jKdt25pwM=; b=teQxv1B8jL5dBI/GR/BdBTIWU5WcJzCIojBEtbzRVzkudrZkBdRw8/X2KSta6R5gRp DsmLVGaLknH0t0WlOVMNWE8Y3JdY8bnVDA1RluED8xywxKHnY3c03SdLWv2+7z1KXFAA qWJLmTv1ZZlmqtMc/UoBVhxWzOY+6C2LIJYetKMHhsIWkOH411wQpczpy+JvttPH69nP UqQSrsV2L17WejiOFng4W9M81JAxulvhqM3uy3rUfyz3y/hno4jSllogNKiZXiNJlGHE BLMpk5LwaZgtTeGk6NzgFD0qbykJ0k00RR9jWUMkCT+LWQv0eTIF4ppoM0x/UFgFHZ37 37DQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m11-20020a1709026bcb00b00189e9aca9b3si38880874plt.34.2023.01.19.21.55.48; Thu, 19 Jan 2023 21:56:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231332AbjATFuw (ORCPT <rfc822;xxoosimple@gmail.com> + 99 others); Fri, 20 Jan 2023 00:50:52 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58948 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231235AbjATFum (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 20 Jan 2023 00:50:42 -0500 Received: from inva020.nxp.com (inva020.nxp.com [92.121.34.13]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4FD05193E9; Thu, 19 Jan 2023 21:50:41 -0800 (PST) Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 172C21A1E58; Fri, 20 Jan 2023 06:50:40 +0100 (CET) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id D49971A169B; Fri, 20 Jan 2023 06:50:39 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 145D4180C2DA; Fri, 20 Jan 2023 13:50:38 +0800 (+08) From: Richard Zhu <hongxing.zhu@nxp.com> To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, peng.fan@nxp.com, marex@denx.de, marcel.ziswiler@toradex.com, tharvey@gateworks.com, frank.li@nxp.com Cc: lorenzo.pieralisi@arm.com, hongxing.zhu@nxp.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH v6 4/6] arm64: dts: Add i.MX8MQ PCIe EP support on EVK board Date: Fri, 20 Jan 2023 13:25:50 +0800 Message-Id: <1674192352-4473-5-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1674192352-4473-1-git-send-email-hongxing.zhu@nxp.com> References: <1674192352-4473-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1755519816713731321?= X-GMAIL-MSGID: =?utf-8?q?1755519816713731321?= |
Series |
Add i.MX PCIe EP mode support
|
|
Commit Message
Richard Zhu
Jan. 20, 2023, 5:25 a.m. UTC
Add i.MX8MQ PCIe EP support on EVK board.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
---
arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 11 +++++++++++
1 file changed, 11 insertions(+)
Comments
On 20/01/2023 06:25, Richard Zhu wrote: > Add i.MX8MQ PCIe EP support on EVK board. > > Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com> > --- > arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 11 +++++++++++ > 1 file changed, 11 insertions(+) > > diff --git a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts > index 7507548cdb16..c48b94746efb 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts > @@ -376,6 +376,17 @@ &pcie1 { > status = "okay"; > }; > > +&pcie1_ep { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pcie1>; > + clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>, > + <&pcie0_refclk>, > + <&clk IMX8MQ_CLK_PCIE2_PHY>, > + <&clk IMX8MQ_CLK_PCIE2_AUX>; > + vph-supply = <&vgen5_reg>; > + status = "disabled"; Nope, it's useless as disabled. Best regards, Krzysztof
> -----Original Message----- > From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > Sent: 2023年1月20日 16:09 > To: Hongxing Zhu <hongxing.zhu@nxp.com>; robh+dt@kernel.org; > krzysztof.kozlowski+dt@linaro.org; shawnguo@kernel.org; Peng Fan > <peng.fan@nxp.com>; marex@denx.de; Marcel Ziswiler > <marcel.ziswiler@toradex.com>; tharvey@gateworks.com; Frank Li > <frank.li@nxp.com> > Cc: lorenzo.pieralisi@arm.com; devicetree@vger.kernel.org; > linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org; > kernel@pengutronix.de; dl-linux-imx <linux-imx@nxp.com> > Subject: Re: [PATCH v6 4/6] arm64: dts: Add i.MX8MQ PCIe EP support on EVK > board > > On 20/01/2023 06:25, Richard Zhu wrote: > > Add i.MX8MQ PCIe EP support on EVK board. > > > > Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com> > > --- > > arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 11 +++++++++++ > > 1 file changed, 11 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts > b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts > > index 7507548cdb16..c48b94746efb 100644 > > --- a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts > > +++ b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts > > @@ -376,6 +376,17 @@ &pcie1 { > > status = "okay"; > > }; > > > > +&pcie1_ep { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pinctrl_pcie1>; > > + clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>, > > + <&pcie0_refclk>, > > + <&clk IMX8MQ_CLK_PCIE2_PHY>, > > + <&clk IMX8MQ_CLK_PCIE2_AUX>; > > + vph-supply = <&vgen5_reg>; > > + status = "disabled"; > > Nope, it's useless as disabled. Okay, would be dropped. Thanks. Best Regards Richard Zhu > > Best regards, > Krzysztof
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts index 7507548cdb16..c48b94746efb 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts +++ b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts @@ -376,6 +376,17 @@ &pcie1 { status = "okay"; }; +&pcie1_ep { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pcie1>; + clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>, + <&pcie0_refclk>, + <&clk IMX8MQ_CLK_PCIE2_PHY>, + <&clk IMX8MQ_CLK_PCIE2_AUX>; + vph-supply = <&vgen5_reg>; + status = "disabled"; +}; + &pgc_gpu { power-supply = <&sw1a_reg>; };