Message ID | 20221130104519.2266918-1-bhupesh.sharma@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp850604wrr; Wed, 30 Nov 2022 02:50:39 -0800 (PST) X-Google-Smtp-Source: AA0mqf7sQZ7Dubq1BQIDjicFdCN/yEakzyoxmDacz6itiUj1NL9ZNp2bNtoYoKeSWtMjn57M3V0K X-Received: by 2002:a17:907:7666:b0:7bb:dc8a:519b with SMTP id kk6-20020a170907766600b007bbdc8a519bmr3286291ejc.209.1669805439513; Wed, 30 Nov 2022 02:50:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669805439; cv=none; d=google.com; s=arc-20160816; b=mM4OqJNXBFCfjVKKQCOpHdeczpHp/guQsm/nQq8131Z3qgz0jrRzRNFdaBMt40+yXm Y3MaVKEbr3OM4l19f6VgwBMhmatzEE22IVFdZWjKJegcqOO5CzVVvI6PbqgDqshWV2Yp cyHEctNGWJYhnBm0eqlvtpvF1oLtbdH35bjcekaRDGHSLizN+3g1jM0We3fPQ/V6pynB GA38TaRW8MueHs7mwZBJhyaiOrq7CS+iD1RN95euT6hvwDpayPWnhGIslsiwmv3FVxo3 10U5NxdxEcOAXjHEU8elKkR8/hhS3VAHCGHJKmwf2nWJjQ20KuTFi2O9dBDDj2+gcDNs RMcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=CWkLpPEq2gVXtRl771foWiTd76LStnIAXpLqiAwtIew=; b=zw67k0vBVTLo71zMcoRFLJVZwcXomUbxGtGvFUrV68tW44YDEGG+yL3xpSkszILiVI HcH5llEuY3Eea4BHl0zkiCaY4Ka3ml+ES7Khkl8pLLHP6uB2fCsmrvDjO52FBJ2S1XV0 Bdo5lXmGQuJZJ9ZVlRcdv4PyX0BoWD3Ks6n6vspVKlREvjkQ/pKPK/LL9yY0qJVYt3IU P8qd1eVqUpqNBFZHQ428oKBV0IK9SRk5zyYWccPgpvWzkI0xWNNQ3evAdOTcS4wRQPe1 IV4q2kHVAfsJdidJ7wXWNkKTJG82TnuE0q2i4rS/hAo4UL02eEYlEMX2GABsSJUuuReO 1TKA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UWZDWRr2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d1-20020a50ea81000000b0045938ab7129si979444edo.330.2022.11.30.02.50.16; Wed, 30 Nov 2022 02:50:39 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UWZDWRr2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232016AbiK3Kpu (ORCPT <rfc822;heyuhang3455@gmail.com> + 99 others); Wed, 30 Nov 2022 05:45:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44816 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229793AbiK3Kps (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 30 Nov 2022 05:45:48 -0500 Received: from mail-pl1-x635.google.com (mail-pl1-x635.google.com [IPv6:2607:f8b0:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1C98466CB7 for <linux-kernel@vger.kernel.org>; Wed, 30 Nov 2022 02:45:48 -0800 (PST) Received: by mail-pl1-x635.google.com with SMTP id w23so16245744ply.12 for <linux-kernel@vger.kernel.org>; Wed, 30 Nov 2022 02:45:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=CWkLpPEq2gVXtRl771foWiTd76LStnIAXpLqiAwtIew=; b=UWZDWRr2GVUKW/3md70o/3LfYk0B0WBjLBQoAr5wXn086Gu9AA+rE6TAwbltQhHWWc VxDt+QXuvxmmmFGfu4jqxOPuhB1zm2Uf4xIS5Rdj+C4s1rKCUOiU/oj6GG9WXicDh7Wh 6SFLfjpNVRHvInPfgAuzZJun0Cu0cAAm0FRrEv7fWtmplRH8CzD2oTHPQbu/ClOoJrLI xGCftMCmyO28CUbNcSTnOwAoa8SZsAPQqCZs1YD4jQpmiwQveUIvcbLmiFq+3aMwsHgO 7jquLOQJGgzDtG22U6Sf9y2zNnexKq2F6JdhgEGjUK9aeXaEW5krPxhXNfLyywq0QI8Q pqjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=CWkLpPEq2gVXtRl771foWiTd76LStnIAXpLqiAwtIew=; b=Bhw5uXmJPZMUrTlfuMWvdVo2yuF4JjNvraaQyUeUoKMjY7BjPdyBu7/u8NUoTf4Hay lA48bHuJ0B1De/f3Wgpewn35kwy4RajWLAV9c7JHWk2otksDu6x0V3AKivfS3BeIghFF PJg0xCrm+ZQT77RhrNb5inKhjsyG9HLKoOm7RxHOKzTcJUksBxPPSPF2H512cm+CB8mY XgvfWDtg0hURMHlQCV62X4ijYU5DVQILO+GA69rF/rxuVcFUwpPd4QB9sLFIZoEdek91 CANHXc5ZXNciTZnGe8cfhr/z2PLKHAZl/OOLpf8LL2SXWf7+AiKBLcQYIAn7mTxaAyij KtRQ== X-Gm-Message-State: ANoB5pmormNEA9g7vYnfcmH8tiL9PUim2UTF+xpXH7Q8dgrthKd0zqob uBkB4+yRvx8Ln7CwlBe5Y30HVg== X-Received: by 2002:a17:903:2112:b0:186:67b0:afab with SMTP id o18-20020a170903211200b0018667b0afabmr41776660ple.17.1669805147451; Wed, 30 Nov 2022 02:45:47 -0800 (PST) Received: from localhost.localdomain ([2401:4900:1c5f:27a2:d13a:7614:addb:b29d]) by smtp.gmail.com with ESMTPSA id v30-20020aa799de000000b0056b3c863950sm1121696pfi.8.2022.11.30.02.45.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Nov 2022 02:45:46 -0800 (PST) From: Bhupesh Sharma <bhupesh.sharma@linaro.org> To: linux-arm-msm@vger.kernel.org Cc: devicetree@vger.kernel.org, agross@kernel.org, bhupesh.sharma@linaro.org, bhupesh.linux@gmail.com, linux-kernel@vger.kernel.org, robh+dt@kernel.org, krzysztof.kozlowski@linaro.org, konrad.dybcio@linaro.org, a39.skl@gmail.com, andersson@kernel.org Subject: [PATCH] arm64: dts: qcom: sm6115: Add interconnect nodes Date: Wed, 30 Nov 2022 16:15:19 +0530 Message-Id: <20221130104519.2266918-1-bhupesh.sharma@linaro.org> X-Mailer: git-send-email 2.38.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750917908782818503?= X-GMAIL-MSGID: =?utf-8?q?1750917908782818503?= |
Series |
arm64: dts: qcom: sm6115: Add interconnect nodes
|
|
Commit Message
Bhupesh Sharma
Nov. 30, 2022, 10:45 a.m. UTC
Add the interconnect nodes inside SM6115 dtsi.
Cc: Bjorn Andersson <andersson@kernel.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org>
---
- Based on linux-next/master
- Depends on the SM6115 dt-binding and driver patchset, which can be
seen here: https://lore.kernel.org/linux-arm-msm/20221130103841.2266464-1-bhupesh.sharma@linaro.org/
arch/arm64/boot/dts/qcom/sm6115.dtsi | 51 ++++++++++++++++++++++++++++
1 file changed, 51 insertions(+)
Comments
On Wed, Nov 30, 2022 at 04:15:19PM +0530, Bhupesh Sharma wrote: > Add the interconnect nodes inside SM6115 dtsi. > > Cc: Bjorn Andersson <andersson@kernel.org> > Cc: Rob Herring <robh+dt@kernel.org> > Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org> Seems the driver series is waiting for a v2. I'll drop this from my queue for now, please resubmit once the DT binding has landed. Thanks, Bjorn > --- > - Based on linux-next/master > - Depends on the SM6115 dt-binding and driver patchset, which can be > seen here: https://lore.kernel.org/linux-arm-msm/20221130103841.2266464-1-bhupesh.sharma@linaro.org/ > > arch/arm64/boot/dts/qcom/sm6115.dtsi | 51 ++++++++++++++++++++++++++++ > 1 file changed, 51 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sm6115.dtsi b/arch/arm64/boot/dts/qcom/sm6115.dtsi > index e4a2440ce544..dad5ab3edf0e 100644 > --- a/arch/arm64/boot/dts/qcom/sm6115.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm6115.dtsi > @@ -485,6 +485,57 @@ usb_1_hsphy: phy@1613000 { > status = "disabled"; > }; > > + snoc: interconnect@1880000 { > + compatible = "qcom,sm6115-snoc"; > + reg = <0x01880000 0x60200>; > + #interconnect-cells = <1>; > + clock-names = "bus", "bus_a"; > + clocks = <&rpmcc RPM_SMD_SNOC_CLK>, > + <&rpmcc RPM_SMD_SNOC_A_CLK>; > + > + clk_virt: interconnect-clk { > + compatible = "qcom,sm6115-clk-virt"; > + #interconnect-cells = <1>; > + clock-names = "bus", "bus_a"; > + clocks = <&rpmcc RPM_SMD_QUP_CLK>, > + <&rpmcc RPM_SMD_QUP_A_CLK>; > + }; > + > + mmnrt_virt: interconnect-mmnrt { > + compatible = "qcom,sm6115-mmnrt-virt"; > + #interconnect-cells = <1>; > + clock-names = "bus", "bus_a"; > + clocks = <&rpmcc RPM_SMD_MMNRT_CLK>, > + <&rpmcc RPM_SMD_MMNRT_A_CLK>; > + }; > + > + mmrt_virt: interconnect-mmrt { > + compatible = "qcom,sm6115-mmrt-virt"; > + #interconnect-cells = <1>; > + clock-names = "bus", "bus_a"; > + clocks = <&rpmcc RPM_SMD_MMRT_CLK>, > + <&rpmcc RPM_SMD_MMRT_A_CLK>; > + }; > + }; > + > + cnoc: interconnect@1900000 { > + compatible = "qcom,sm6115-cnoc"; > + reg = <0x01900000 0x8200>; > + #interconnect-cells = <1>; > + clock-names = "bus", "bus_a"; > + clocks = <&rpmcc RPM_SMD_CNOC_CLK>, > + <&rpmcc RPM_SMD_CNOC_A_CLK>; > + }; > + > + bimc: interconnect@4480000 { > + compatible = "qcom,sm6115-bimc"; > + reg = <0x04480000 0x80000>; > + #interconnect-cells = <1>; > + clock-names = "bus", "bus_a"; > + clocks = <&rpmcc RPM_SMD_BIMC_CLK>, > + <&rpmcc RPM_SMD_BIMC_A_CLK>; > + }; > + > qfprom@1b40000 { > compatible = "qcom,sm6115-qfprom", "qcom,qfprom"; > reg = <0x01b40000 0x7000>; > -- > 2.38.1 >
On 1/19/23 5:10 AM, Bjorn Andersson wrote: > On Wed, Nov 30, 2022 at 04:15:19PM +0530, Bhupesh Sharma wrote: >> Add the interconnect nodes inside SM6115 dtsi. >> >> Cc: Bjorn Andersson <andersson@kernel.org> >> Cc: Rob Herring <robh+dt@kernel.org> >> Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org> > > Seems the driver series is waiting for a v2. > > I'll drop this from my queue for now, please resubmit once the DT > binding has landed. Sure Bjorn. I will send a v2 shortly. Thanks, Bhupesh >> --- >> - Based on linux-next/master >> - Depends on the SM6115 dt-binding and driver patchset, which can be >> seen here: https://lore.kernel.org/linux-arm-msm/20221130103841.2266464-1-bhupesh.sharma@linaro.org/ >> >> arch/arm64/boot/dts/qcom/sm6115.dtsi | 51 ++++++++++++++++++++++++++++ >> 1 file changed, 51 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/sm6115.dtsi b/arch/arm64/boot/dts/qcom/sm6115.dtsi >> index e4a2440ce544..dad5ab3edf0e 100644 >> --- a/arch/arm64/boot/dts/qcom/sm6115.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sm6115.dtsi >> @@ -485,6 +485,57 @@ usb_1_hsphy: phy@1613000 { >> status = "disabled"; >> }; >> >> + snoc: interconnect@1880000 { >> + compatible = "qcom,sm6115-snoc"; >> + reg = <0x01880000 0x60200>; >> + #interconnect-cells = <1>; >> + clock-names = "bus", "bus_a"; >> + clocks = <&rpmcc RPM_SMD_SNOC_CLK>, >> + <&rpmcc RPM_SMD_SNOC_A_CLK>; >> + >> + clk_virt: interconnect-clk { >> + compatible = "qcom,sm6115-clk-virt"; >> + #interconnect-cells = <1>; >> + clock-names = "bus", "bus_a"; >> + clocks = <&rpmcc RPM_SMD_QUP_CLK>, >> + <&rpmcc RPM_SMD_QUP_A_CLK>; >> + }; >> + >> + mmnrt_virt: interconnect-mmnrt { >> + compatible = "qcom,sm6115-mmnrt-virt"; >> + #interconnect-cells = <1>; >> + clock-names = "bus", "bus_a"; >> + clocks = <&rpmcc RPM_SMD_MMNRT_CLK>, >> + <&rpmcc RPM_SMD_MMNRT_A_CLK>; >> + }; >> + >> + mmrt_virt: interconnect-mmrt { >> + compatible = "qcom,sm6115-mmrt-virt"; >> + #interconnect-cells = <1>; >> + clock-names = "bus", "bus_a"; >> + clocks = <&rpmcc RPM_SMD_MMRT_CLK>, >> + <&rpmcc RPM_SMD_MMRT_A_CLK>; >> + }; >> + }; >> + >> + cnoc: interconnect@1900000 { >> + compatible = "qcom,sm6115-cnoc"; >> + reg = <0x01900000 0x8200>; >> + #interconnect-cells = <1>; >> + clock-names = "bus", "bus_a"; >> + clocks = <&rpmcc RPM_SMD_CNOC_CLK>, >> + <&rpmcc RPM_SMD_CNOC_A_CLK>; >> + }; >> + >> + bimc: interconnect@4480000 { >> + compatible = "qcom,sm6115-bimc"; >> + reg = <0x04480000 0x80000>; >> + #interconnect-cells = <1>; >> + clock-names = "bus", "bus_a"; >> + clocks = <&rpmcc RPM_SMD_BIMC_CLK>, >> + <&rpmcc RPM_SMD_BIMC_A_CLK>; >> + }; >> + >> qfprom@1b40000 { >> compatible = "qcom,sm6115-qfprom", "qcom,qfprom"; >> reg = <0x01b40000 0x7000>; >> -- >> 2.38.1 >>
On 30/11/2022 12:45, Bhupesh Sharma wrote: > Add the interconnect nodes inside SM6115 dtsi. > > Cc: Bjorn Andersson <andersson@kernel.org> > Cc: Rob Herring <robh+dt@kernel.org> > Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org> > --- > - Based on linux-next/master > - Depends on the SM6115 dt-binding and driver patchset, which can be > seen here: https://lore.kernel.org/linux-arm-msm/20221130103841.2266464-1-bhupesh.sharma@linaro.org/ > > arch/arm64/boot/dts/qcom/sm6115.dtsi | 51 ++++++++++++++++++++++++++++ > 1 file changed, 51 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sm6115.dtsi b/arch/arm64/boot/dts/qcom/sm6115.dtsi > index e4a2440ce544..dad5ab3edf0e 100644 > --- a/arch/arm64/boot/dts/qcom/sm6115.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm6115.dtsi > @@ -485,6 +485,57 @@ usb_1_hsphy: phy@1613000 { > status = "disabled"; > }; > > + snoc: interconnect@1880000 { > + compatible = "qcom,sm6115-snoc"; > + reg = <0x01880000 0x60200>; > + #interconnect-cells = <1>; Should we use 2 here as we do now for most of interconnect drivers? > + clock-names = "bus", "bus_a"; > + clocks = <&rpmcc RPM_SMD_SNOC_CLK>, > + <&rpmcc RPM_SMD_SNOC_A_CLK>;
Hi Dmitry, On Thu, 19 Jan 2023 at 18:36, Dmitry Baryshkov <dmitry.baryshkov@linaro.org> wrote: > > On 30/11/2022 12:45, Bhupesh Sharma wrote: > > Add the interconnect nodes inside SM6115 dtsi. > > > > Cc: Bjorn Andersson <andersson@kernel.org> > > Cc: Rob Herring <robh+dt@kernel.org> > > Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org> > > --- > > - Based on linux-next/master > > - Depends on the SM6115 dt-binding and driver patchset, which can be > > seen here: https://lore.kernel.org/linux-arm-msm/20221130103841.2266464-1-bhupesh.sharma@linaro.org/ > > > > arch/arm64/boot/dts/qcom/sm6115.dtsi | 51 ++++++++++++++++++++++++++++ > > 1 file changed, 51 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/qcom/sm6115.dtsi b/arch/arm64/boot/dts/qcom/sm6115.dtsi > > index e4a2440ce544..dad5ab3edf0e 100644 > > --- a/arch/arm64/boot/dts/qcom/sm6115.dtsi > > +++ b/arch/arm64/boot/dts/qcom/sm6115.dtsi > > @@ -485,6 +485,57 @@ usb_1_hsphy: phy@1613000 { > > status = "disabled"; > > }; > > > > + snoc: interconnect@1880000 { > > + compatible = "qcom,sm6115-snoc"; > > + reg = <0x01880000 0x60200>; > > + #interconnect-cells = <1>; > > Should we use 2 here as we do now for most of interconnect drivers? Right now, we are using the value present in upstream qcs404.dtsi which is the nearest in terms of similarity of the interconnect blocks present on this SoC. But let me try and make this change in v2. BTW the 'path tag' is optional, so I don't think that would be a mandatory change. Thanks, Bhupesh
diff --git a/arch/arm64/boot/dts/qcom/sm6115.dtsi b/arch/arm64/boot/dts/qcom/sm6115.dtsi index e4a2440ce544..dad5ab3edf0e 100644 --- a/arch/arm64/boot/dts/qcom/sm6115.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6115.dtsi @@ -485,6 +485,57 @@ usb_1_hsphy: phy@1613000 { status = "disabled"; }; + snoc: interconnect@1880000 { + compatible = "qcom,sm6115-snoc"; + reg = <0x01880000 0x60200>; + #interconnect-cells = <1>; + clock-names = "bus", "bus_a"; + clocks = <&rpmcc RPM_SMD_SNOC_CLK>, + <&rpmcc RPM_SMD_SNOC_A_CLK>; + + clk_virt: interconnect-clk { + compatible = "qcom,sm6115-clk-virt"; + #interconnect-cells = <1>; + clock-names = "bus", "bus_a"; + clocks = <&rpmcc RPM_SMD_QUP_CLK>, + <&rpmcc RPM_SMD_QUP_A_CLK>; + }; + + mmnrt_virt: interconnect-mmnrt { + compatible = "qcom,sm6115-mmnrt-virt"; + #interconnect-cells = <1>; + clock-names = "bus", "bus_a"; + clocks = <&rpmcc RPM_SMD_MMNRT_CLK>, + <&rpmcc RPM_SMD_MMNRT_A_CLK>; + }; + + mmrt_virt: interconnect-mmrt { + compatible = "qcom,sm6115-mmrt-virt"; + #interconnect-cells = <1>; + clock-names = "bus", "bus_a"; + clocks = <&rpmcc RPM_SMD_MMRT_CLK>, + <&rpmcc RPM_SMD_MMRT_A_CLK>; + }; + }; + + cnoc: interconnect@1900000 { + compatible = "qcom,sm6115-cnoc"; + reg = <0x01900000 0x8200>; + #interconnect-cells = <1>; + clock-names = "bus", "bus_a"; + clocks = <&rpmcc RPM_SMD_CNOC_CLK>, + <&rpmcc RPM_SMD_CNOC_A_CLK>; + }; + + bimc: interconnect@4480000 { + compatible = "qcom,sm6115-bimc"; + reg = <0x04480000 0x80000>; + #interconnect-cells = <1>; + clock-names = "bus", "bus_a"; + clocks = <&rpmcc RPM_SMD_BIMC_CLK>, + <&rpmcc RPM_SMD_BIMC_A_CLK>; + }; + qfprom@1b40000 { compatible = "qcom,sm6115-qfprom", "qcom,qfprom"; reg = <0x01b40000 0x7000>;