| Message ID | 20230117093533.3710000-1-quic_pkondeti@quicinc.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp1663473wrn;
Tue, 17 Jan 2023 01:53:21 -0800 (PST)
X-Google-Smtp-Source:
AMrXdXvq7a8eaRmCxIT9FZxvIwGh8mxhwxSHcaBSwAxevR1XmaicGWfwKkYkGBvFtVqAyUFaX3Hi
X-Received: by 2002:a17:906:cd1f:b0:84d:4a2b:73b9 with SMTP id
oz31-20020a170906cd1f00b0084d4a2b73b9mr2393989ejb.59.1673949201193;
Tue, 17 Jan 2023 01:53:21 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1673949201; cv=none;
d=google.com; s=arc-20160816;
b=lg+r1aW6FvZQwGi69UdxNyHZ8TYf58ZlvN7lp8eVvXjSadQHrj/9EIdFGVqG+goSMJ
H5uz7VoMcc610Xxx/NmmagflrflTW90F3CyOPbBWDv/+alsEQ/i3dJv3Gkswe7X+W1/Q
eUQgI8x4qIFPtcFYZ/KyrUyNF/uQgYemIqR9H5MJx+9FyktAob6hCvdk5Lzem2c4MpXW
l40GCY14Od43YhvPAme92Xq1wPsNdCPfG+bva+u5L8WZG4+LonreelggRR++mJ1FRbw8
RndV5bSWZCB0+W5hcEqtYI8cUAOyAh+ih7i3nrhwR7HyIHTg2uBBrCw079kAwcdN/qf4
vR0A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=list-id:precedence:content-transfer-encoding:mime-version
:references:in-reply-to:message-id:date:subject:cc:to:from
:dkim-signature;
bh=a3uCGNyveDE2VOg9aSlVRu17hXbzIyfZyjCVbxTfAdU=;
b=eGq82mSUeyOg531KEiSXgYdJ8o0bKTsE1ZBOaFZLu6b72Bc1qw/Ss6D67QmHPSYpQb
2Hx1Y8acoeY32CsFYZ4554GLlZkFFigcnAkkyITIOwC99hWkqXLKLN0HcJyuEib5Wonu
AUCcMsYta1EqwpZ2cBk9gVJPp5/srNYlB3vuOwy7J28lfW7QN3sxgSn6n7tYF5jC4INW
K1mDJUp2LbIcKVjQlmOT5vlThQpyRCxSsc3oBTjRGhOHwS7QRc5AaV91SKNHXmyd4+LL
x20nMy88vJXAG2As+6zQOddKF27MBqYqZeZKYGUA7Ediww9zNH0UaZShFpfDyp8PZDE3
zatg==
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=QRNPkIIJ;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20])
by mx.google.com with ESMTP id
gs40-20020a1709072d2800b007829f6fed9dsi36757900ejc.232.2023.01.17.01.52.58;
Tue, 17 Jan 2023 01:53:21 -0800 (PST)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
client-ip=2620:137:e000::1:20;
Authentication-Results: mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=QRNPkIIJ;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S235987AbjAQJiW (ORCPT <rfc822;pfffrao@gmail.com> + 99 others);
Tue, 17 Jan 2023 04:38:22 -0500
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38530 "EHLO
lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
with ESMTP id S235783AbjAQJhw (ORCPT
<rfc822;linux-kernel@vger.kernel.org>);
Tue, 17 Jan 2023 04:37:52 -0500
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com
[205.220.168.131])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3633333449;
Tue, 17 Jan 2023 01:35:49 -0800 (PST)
Received: from pps.filterd (m0279865.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id
30H7OLJK008832;
Tue, 17 Jan 2023 09:35:46 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;
h=from : to : cc :
subject : date : message-id : in-reply-to : references : mime-version :
content-transfer-encoding : content-type; s=qcppdkim1;
bh=a3uCGNyveDE2VOg9aSlVRu17hXbzIyfZyjCVbxTfAdU=;
b=QRNPkIIJHwE4M13MgaBGMKNHI4dZaH2a9AJ6Ew/A3m/+8NENgsBjTtkwcABN4KbEQ7zh
fm2Er0YHX3EhZ46WUNbDRGJy0PjdEqDJ4dfeXjpn8zfSVdjjKG4v/Mndy9bLGbbnag8x
NXDy5EQPwA/VPMnpUSaL1dvRLq/CqKDRaBPxLigfAh9DrkxYqYFBtKj98H0GFJHhASXi
hnIFgGJyHwlGUDvTn5uR7VySIFbeIG5G4g4Ok5K+Pwzwsg8/AoaK9wMNUCup+UxoF/7b
YfBYCODeqkBbtxBPrJj6ZBy3fNbhSBoc7EJooey5/E3P1IiHw8OQhXPsXdv4DilZvYBu dQ==
Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3n5b1897d9-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Tue, 17 Jan 2023 09:35:46 +0000
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
30H9Zjih009293
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Tue, 17 Jan 2023 09:35:45 GMT
Received: from quicinc.com (10.80.80.8) by nalasex01a.na.qualcomm.com
(10.47.209.196) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Tue, 17 Jan
2023 01:35:43 -0800
From: Pavankumar Kondeti <quic_pkondeti@quicinc.com>
To: Abel Vesa <abel.vesa@linaro.org>,
Bjorn Andersson <andersson@kernel.org>
CC: <linux-kernel@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>,
Pavankumar Kondeti <quic_pkondeti@quicinc.com>
Subject: [PATCH] arm64: dts: qcom: sm8550: fix xo clock source in cpufreq-hw
node
Date: Tue, 17 Jan 2023 15:05:33 +0530
Message-ID: <20230117093533.3710000-1-quic_pkondeti@quicinc.com>
X-Mailer: git-send-email 2.25.1
In-Reply-To: <20230117091446.GA3704192@hu-pkondeti-hyd.qualcomm.com>
References: <20230117091446.GA3704192@hu-pkondeti-hyd.qualcomm.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Originating-IP: [10.80.80.8]
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: 6ka9jqzARrwNqWyfPHgmAzREZT8yFDMT
X-Proofpoint-ORIG-GUID: 6ka9jqzARrwNqWyfPHgmAzREZT8yFDMT
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.219,Aquarius:18.0.923,Hydra:6.0.562,FMLib:17.11.122.1
definitions=2023-01-17_04,2023-01-13_02,2022-06-22_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
clxscore=1015
lowpriorityscore=0 phishscore=0 spamscore=0 malwarescore=0
priorityscore=1501 adultscore=0 impostorscore=0 suspectscore=0
mlxlogscore=959 bulkscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx
scancount=1 engine=8.12.0-2212070000 definitions=main-2301170080
X-Spam-Status: No, score=0.5 required=5.0 tests=BAYES_00,DKIM_SIGNED,
DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,
RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no
version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?=
X-GMAIL-THRID: =?utf-8?q?1755262957595763546?=
X-GMAIL-MSGID: =?utf-8?q?1755262957595763546?=
|
| Series |
arm64: dts: qcom: sm8550: fix xo clock source in cpufreq-hw node
|
|
Commit Message
Pavan Kondeti
Jan. 17, 2023, 9:35 a.m. UTC
Currently, available frequencies for all CPUs are appearing as 2x
of the actual frequencies. Use xo clock source as bi_tcxo in the
cpufreq-hw node to fix this.
Signed-off-by: Pavankumar Kondeti <quic_pkondeti@quicinc.com>
---
arch/arm64/boot/dts/qcom/sm8550.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
Comments
On 23-01-17 15:05:33, Pavankumar Kondeti wrote: > Currently, available frequencies for all CPUs are appearing as 2x > of the actual frequencies. Use xo clock source as bi_tcxo in the > cpufreq-hw node to fix this. Yep, it seems that way. Thanks for this! > > Signed-off-by: Pavankumar Kondeti <quic_pkondeti@quicinc.com> Tested-by: Abel Vesa <abel.vesa@linaro.org> > --- > arch/arm64/boot/dts/qcom/sm8550.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi > index 59756ec11564..a551ded31ddf 100644 > --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi > @@ -2522,7 +2522,7 @@ cpufreq_hw: cpufreq@17d91000 { > <0 0x17d92000 0 0x1000>, > <0 0x17d93000 0 0x1000>; > reg-names = "freq-domain0", "freq-domain1", "freq-domain2"; > - clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>; > + clocks = <&bi_tcxo_div2>, <&gcc GCC_GPLL0>; > clock-names = "xo", "alternate"; > interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, > <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>, > -- > 2.25.1 >
On 17/01/2023 10:35, Pavankumar Kondeti wrote: > Currently, available frequencies for all CPUs are appearing as 2x > of the actual frequencies. Use xo clock source as bi_tcxo in the > cpufreq-hw node to fix this. > > Signed-off-by: Pavankumar Kondeti <quic_pkondeti@quicinc.com> > --- > arch/arm64/boot/dts/qcom/sm8550.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi > index 59756ec11564..a551ded31ddf 100644 > --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi > @@ -2522,7 +2522,7 @@ cpufreq_hw: cpufreq@17d91000 { > <0 0x17d92000 0 0x1000>, > <0 0x17d93000 0 0x1000>; > reg-names = "freq-domain0", "freq-domain1", "freq-domain2"; > - clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>; > + clocks = <&bi_tcxo_div2>, <&gcc GCC_GPLL0>; > clock-names = "xo", "alternate"; > interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, > <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>, Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org>
On Tue, 17 Jan 2023 15:05:33 +0530, Pavankumar Kondeti wrote: > Currently, available frequencies for all CPUs are appearing as 2x > of the actual frequencies. Use xo clock source as bi_tcxo in the > cpufreq-hw node to fix this. > > Applied, thanks! [1/1] arm64: dts: qcom: sm8550: fix xo clock source in cpufreq-hw node commit: 66129812050b17567c3447c34f797c32a575be30 Best regards,
diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 59756ec11564..a551ded31ddf 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -2522,7 +2522,7 @@ cpufreq_hw: cpufreq@17d91000 { <0 0x17d92000 0 0x1000>, <0 0x17d93000 0 0x1000>; reg-names = "freq-domain0", "freq-domain1", "freq-domain2"; - clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>; + clocks = <&bi_tcxo_div2>, <&gcc GCC_GPLL0>; clock-names = "xo", "alternate"; interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,