[v3,2/4] arm64: dts: qcom: sc7180: revert "arm64: dts: qcom: sc7180: Avoid glitching SPI CS at bootup on trogdor"
Message ID | 20221019001351.1630089-3-krzysztof.kozlowski@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp49917wrs; Tue, 18 Oct 2022 17:20:07 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6fhSRnPptlmhv4ksqA6UtWrzZtLgjnmgqJyauM6XU647MPcxbynguD8TkcdIuysu+0wW8a X-Received: by 2002:a17:907:7f91:b0:78e:2eb4:1fac with SMTP id qk17-20020a1709077f9100b0078e2eb41facmr4487822ejc.126.1666138807462; Tue, 18 Oct 2022 17:20:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666138807; cv=none; d=google.com; s=arc-20160816; b=Ukoo9LT4ATwl+OW7EVyotefvVxMnhug4ZZNChRfWBIu/rO+k6oBnUKl5RnQu+BIhtD tpc3BzaoJdnvMHXqeY6v22OR3cXRoH5KaVotVoWkkOiMKTwbjwb7J4b0Pd4FO0DcM3IE s+fHU3szDfMzTW/Ie7fLwFR58EMD6FYTz9hicAPpwFrarRPATluJuXFXPjPwnzWgkTth 9VmUMVI10Twa6fIPKeLQtUh/lzV7w2IyyqVNFDl0TLJKO4XsC4WXjF+6J3Bvhdn0Jaoq 4vDKEFrUoY759FrRJdj8jclfSL5W8WdzI+7vqyW7KWq9BDMrHyr3NqkdN88nRhzMEtCO 3UKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=tPxQuovvewOKNM4sFmdgepf8my0rffxD1wdRkvUTkNM=; b=0dzQHLGSD7Ovxfsvsh6F3ku5A5hu9kLpEHHtIbxCF0u2MwXuPtNfvsCbUXge5q1nJf l9MbW9oavvKXdAmPI0XK5PXFHWVvALljpEMXeUuviC8khtBmA5NIbZ3geqramnnKXMEt PiqxY4rPxd+FT3mpiB5NjmKAvqRoCg0xqDkVdxOTA8JdOrGRlvP7mo+vdpylhTpaQ9va Xw6Xhw9v8ciJ0TFEyz1YzkAWmMCLZSNsqkZou8O4MKT+surqTs9o4nG3XvgwVPg7hlql 5WffFWRxqhOxnBF+zyE5cpXmYXV6mJZuyAOwqWrpRzHtJhcVE8NsA+zl2qZWhUNWUdv5 jQIw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VA+9xuES; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s16-20020a056402015000b0044f2fb68fe6si11344550edu.495.2022.10.18.17.19.40; Tue, 18 Oct 2022 17:20:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VA+9xuES; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229924AbiJSAPa (ORCPT <rfc822;samuel.l.nystrom@gmail.com> + 99 others); Tue, 18 Oct 2022 20:15:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36442 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229994AbiJSAPL (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 18 Oct 2022 20:15:11 -0400 Received: from mail-qt1-x82c.google.com (mail-qt1-x82c.google.com [IPv6:2607:f8b0:4864:20::82c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 33F1C6450 for <linux-kernel@vger.kernel.org>; Tue, 18 Oct 2022 17:14:22 -0700 (PDT) Received: by mail-qt1-x82c.google.com with SMTP id w3so10758773qtv.9 for <linux-kernel@vger.kernel.org>; Tue, 18 Oct 2022 17:14:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tPxQuovvewOKNM4sFmdgepf8my0rffxD1wdRkvUTkNM=; b=VA+9xuESM5YZgThqah9h4HIpCC0WfZso/X53WR5ufIAa33CBT9P1x+7A/Lmv3Q5EwH HjpkoIK/nUOroSs9MG76RsAQFYAOSNmznKdRNKoUw2waB44OiBz7AlB39GSHMlwlHtMy Hx1RZ+AkHCWrAk+1Ne438tlzPadBMAUfZlRw3Mr38Tv6Sju2/1h2Y1wQ6mfB6tsvCSRK uZL0zeJkXRUhu8aewSq+76ERgPoJX7ohzBkWQNkZ3Ox4B5ra6+G0N9tsQO68/jn/xYl1 zNDKDGD09b7WZV6veO1rv/IoIS/09QufXnLaAFWdm76MlmHJmOHlqev9nbt2hG/2uPw4 ppgg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tPxQuovvewOKNM4sFmdgepf8my0rffxD1wdRkvUTkNM=; b=eA63buUt5hf3vU+AY/eMOiqGGuEeOGNPJHnga4Ir6xVu7v4HX3ruZvwiSC0Eg3E5rQ D6svwHe32IE83s180g5XaJvOJxcg5qEayYieh3x7r/hUXvW89U7mbH/yZJgpnPMn6+fC 9kpLSrgSe0N6P9Qz/gflXoXvxPzFZf/gDFTBPK+tXAifK5NDZNIk8b2tTEgEcJPPMKG7 27JBohS5wb+DS82yvlqQoF5SX2boiPgMAp69jYGFpuJTvI6kN4tHB59BoUV/TpxZoE9/ 3dD57HGZY/f3Nzb82/WEZiKfVGMZtygKr1z4KPHmHiu3r71YwW7OQX2R9+tdTmXaRxSd c8+g== X-Gm-Message-State: ACrzQf3MgGCay/xxqy9qXXVNXvs/iyEfWCI9tM+bjfAdFX8WUwVn1b7J g3AGvMpHVOJcFmOJS4HUO3/XGg== X-Received: by 2002:a05:622a:44f:b0:39c:dcf5:3eeb with SMTP id o15-20020a05622a044f00b0039cdcf53eebmr4300152qtx.675.1666138443893; Tue, 18 Oct 2022 17:14:03 -0700 (PDT) Received: from krzk-bin.MSRM (pool-72-83-177-149.washdc.east.verizon.net. [72.83.177.149]) by smtp.gmail.com with ESMTPSA id ay40-20020a05620a17a800b006bb78d095c5sm3381240qkb.79.2022.10.18.17.14.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Oct 2022 17:14:03 -0700 (PDT) From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> To: Bjorn Andersson <andersson@kernel.org>, Andy Gross <agross@kernel.org>, Konrad Dybcio <konrad.dybcio@somainline.org>, Linus Walleij <linus.walleij@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Matthias Kaehlcke <mka@chromium.org>, Douglas Anderson <dianders@chromium.org>, Stephen Boyd <swboyd@chromium.org>, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Subject: [PATCH v3 2/4] arm64: dts: qcom: sc7180: revert "arm64: dts: qcom: sc7180: Avoid glitching SPI CS at bootup on trogdor" Date: Tue, 18 Oct 2022 20:13:49 -0400 Message-Id: <20221019001351.1630089-3-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221019001351.1630089-1-krzysztof.kozlowski@linaro.org> References: <20221019001351.1630089-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747073166279237325?= X-GMAIL-MSGID: =?utf-8?q?1747073166279237325?= |
Series |
arm64/pinctrl: dt-bindings: qcom: sc7180: convert to dtschema
|
|
Commit Message
Krzysztof Kozlowski
Oct. 19, 2022, 12:13 a.m. UTC
This reverts commit e440e30e26dd6b0424002ad0ddcbbcea783efd85 because it
is not a reliable way of fixing SPI CS glitch and it depends on specific
Linux kernel pin controller driver behavior.
This behavior of kernel driver was changed in commit b991f8c3622c
("pinctrl: core: Handling pinmux and pinconf separately") thus
effectively the DTS fix stopped being effective.
Proper solution for the glitching SPI chip select must be implemented in
the drivers, not via ordering of entries in DTS.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
---
Changes since v2:
1. New patch
Not tested on hardware.
Cc: Doug Anderson <dianders@chromium.org>
---
arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 27 +++-----------------
1 file changed, 3 insertions(+), 24 deletions(-)
Comments
Hi, On Tue, Oct 18, 2022 at 5:14 PM Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > This reverts commit e440e30e26dd6b0424002ad0ddcbbcea783efd85 because it > is not a reliable way of fixing SPI CS glitch and it depends on specific > Linux kernel pin controller driver behavior. > > This behavior of kernel driver was changed in commit b991f8c3622c > ("pinctrl: core: Handling pinmux and pinconf separately") thus > effectively the DTS fix stopped being effective. > > Proper solution for the glitching SPI chip select must be implemented in > the drivers, not via ordering of entries in DTS. > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > > --- > > Changes since v2: > 1. New patch > > Not tested on hardware. > > Cc: Doug Anderson <dianders@chromium.org> > --- > arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 27 +++----------------- > 1 file changed, 3 insertions(+), 24 deletions(-) It would have been nice for the commit message to mention the fix in the driver, which has already landed as commit d21f4b7ffc22 ("pinctrl: qcom: Avoid glitching lines when we first mux to output"). In any case: Reviewed-by: Douglas Anderson <dianders@chromium.org> I've confirmed that this patch is fine after taking the pinctrl fix. Tested-by: Douglas Anderson <dianders@chromium.org>
On 19/10/2022 11:48, Doug Anderson wrote: > Hi, > > On Tue, Oct 18, 2022 at 5:14 PM Krzysztof Kozlowski > <krzysztof.kozlowski@linaro.org> wrote: >> >> This reverts commit e440e30e26dd6b0424002ad0ddcbbcea783efd85 because it >> is not a reliable way of fixing SPI CS glitch and it depends on specific >> Linux kernel pin controller driver behavior. >> >> This behavior of kernel driver was changed in commit b991f8c3622c >> ("pinctrl: core: Handling pinmux and pinconf separately") thus >> effectively the DTS fix stopped being effective. >> >> Proper solution for the glitching SPI chip select must be implemented in >> the drivers, not via ordering of entries in DTS. >> >> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> >> >> --- >> >> Changes since v2: >> 1. New patch >> >> Not tested on hardware. >> >> Cc: Doug Anderson <dianders@chromium.org> >> --- >> arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 27 +++----------------- >> 1 file changed, 3 insertions(+), 24 deletions(-) > > It would have been nice for the commit message to mention the fix in > the driver, which has already landed as commit d21f4b7ffc22 ("pinctrl: > qcom: Avoid glitching lines when we first mux to output"). I'll add it. > > In any case: > > Reviewed-by: Douglas Anderson <dianders@chromium.org> > > I've confirmed that this patch is fine after taking the pinctrl fix. > > Tested-by: Douglas Anderson <dianders@chromium.org> Awesome! Best regards, Krzysztof
diff --git a/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi b/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi index eae22e6e97c1..8f6e19bd6a99 100644 --- a/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi @@ -880,17 +880,17 @@ &sdhc_2 { }; &spi0 { - pinctrl-0 = <&qup_spi0_cs_gpio_init_high>, <&qup_spi0_cs_gpio>; + pinctrl-0 = <&qup_spi0_cs_gpio>; cs-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>; }; &spi6 { - pinctrl-0 = <&qup_spi6_cs_gpio_init_high>, <&qup_spi6_cs_gpio>; + pinctrl-0 = <&qup_spi6_cs_gpio>; cs-gpios = <&tlmm 62 GPIO_ACTIVE_LOW>; }; ap_spi_fp: &spi10 { - pinctrl-0 = <&qup_spi10_cs_gpio_init_high>, <&qup_spi10_cs_gpio>; + pinctrl-0 = <&qup_spi10_cs_gpio>; cs-gpios = <&tlmm 89 GPIO_ACTIVE_LOW>; cros_ec_fp: ec@0 { @@ -1422,27 +1422,6 @@ pinconf { }; }; - qup_spi0_cs_gpio_init_high: qup-spi0-cs-gpio-init-high { - pinconf { - pins = "gpio37"; - output-high; - }; - }; - - qup_spi6_cs_gpio_init_high: qup-spi6-cs-gpio-init-high { - pinconf { - pins = "gpio62"; - output-high; - }; - }; - - qup_spi10_cs_gpio_init_high: qup-spi10-cs-gpio-init-high { - pinconf { - pins = "gpio89"; - output-high; - }; - }; - qup_uart3_sleep: qup-uart3-sleep { pinmux { pins = "gpio38", "gpio39",