Message ID | 1671618061-6329-2-git-send-email-quic_srivasam@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp3445716wrn; Wed, 21 Dec 2022 02:26:28 -0800 (PST) X-Google-Smtp-Source: AMrXdXtFPiOoJUmakc01bWou66iHyDGyv4YqGv/4hNtyw1jvgkE2HXIsmhPwo3BCRQdM30Y6rxUq X-Received: by 2002:a17:907:80ce:b0:7c1:26b9:c556 with SMTP id io14-20020a17090780ce00b007c126b9c556mr990079ejc.15.1671618388131; Wed, 21 Dec 2022 02:26:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671618388; cv=none; d=google.com; s=arc-20160816; b=HaD4cfQAj2cHttX/N7D70qPhbqVZF67nEJa0e/dA1qLZBWdckDgdwVaJbKa0tOnbpJ TGuT8Ziirb9ddofBAjxjK1howLuMws1bARbxQkcMhIMgl6i0wrNyEgkLGfmgOmy6cHr/ 5fZEq9Ej9zkjl5p0PeS2Bjgochh1rzanbNvu1ZC9B7amhDPjldZSDQCahCRQbyiAWHnd qhUwGsx+Sz+S24v7mMBa6DKLZg50tMXJJzF94Xz3QB7D6bRJnlDabgWQQbzGZox6DLUj Fp0l9oRAVf+MD0IMJ81EAnEvRidXed+JOSR/UprXgbvK3Efq5bSOSvfh7yPT1qn/E2uM LOGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=lYRTcPZnMaOHFb77W6tF65D6R/PUwgVwpk+jemZHCCw=; b=TCW/SQtP0HOMGEXoRQtihxZc3bAShYMWLDYXQXuYM29Ou3yQEJe980xwGVjNFVObcx 1aQZIN43WOwX9wJ1Ofy9/jA76RY3yIXJVjE0pU7qESQzEU3xmzhSd9zsV8zR/nmO4GXZ WECm6U5R8lOgsqCPSOorpoEhUje8D2D45rtOYXjekjBLj0daZxC84bHPuGGR3iyGnXhb 5t8hayEYIQBxzE7lgEiYRIjVd72AwmHmhM38rB3Ga6fQHqp1kxI/lZ3DdlCwMq/lLK5C VJ9NiJsYcfbJ6NhDHrGE6Sn7G5ICWQRcb1KiurLPtHA7RP9eCHA1LqkiAAFVIOIZXaG8 kMhg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=SOWxj1gF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id hv15-20020a17090760cf00b007c1727f7c57si14288776ejc.243.2022.12.21.02.26.05; Wed, 21 Dec 2022 02:26:28 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=SOWxj1gF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234821AbiLUKX2 (ORCPT <rfc822;pacteraone@gmail.com> + 99 others); Wed, 21 Dec 2022 05:23:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44968 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234730AbiLUKWQ (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 21 Dec 2022 05:22:16 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8D3511580B; Wed, 21 Dec 2022 02:21:35 -0800 (PST) Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 2BL8vNY6003041; Wed, 21 Dec 2022 10:21:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=lYRTcPZnMaOHFb77W6tF65D6R/PUwgVwpk+jemZHCCw=; b=SOWxj1gFFkdfSdKGbioAGYUJMuqwCJLEK3I0N5UsPAmnUx8SOp8wF0HHdvsTnhEHXcWw 1scKYNHIEYBlipvn/+fsnx1pnKimM05FLev6aDVCirqAveZ+EQSEzufeMDizff3gPmbz qOZwCiQJSOkG1QnXYbbjNRcYLCaw5eQYpQK8kbtT8zCaOM98vcZDxXdWtHn9oqoAD//O XOUKkMVhDTX7mqbpto7x/Ncm7N9UhMUFp8T79f4Cwp/p+BUtgfGwBDGW2QFK5bX050bs UZQN9mdBryNZ8OqIGh49PpNgdqJUQFPjqdOeFd1bflbZ51MeJ3j2qFowRB26p1OFXrBW FA== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3mk85xu40v-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 21 Dec 2022 10:21:27 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 2BLALQ8l008838 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 21 Dec 2022 10:21:26 GMT Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Wed, 21 Dec 2022 02:21:21 -0800 From: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com> To: <swboyd@chromium.org>, <agross@kernel.org>, <andersson@kernel.org>, <robh+dt@kernel.org>, <broonie@kernel.org>, <quic_plai@quicinc.com>, <krzysztof.kozlowski+dt@linaro.org>, <konrad.dybcio@somainline.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <quic_rohkumar@quicinc.com> CC: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com> Subject: [PATCH 1/2] dt-bindings: clock: SC7280: Add resets for LPASS audio clock controller Date: Wed, 21 Dec 2022 15:51:00 +0530 Message-ID: <1671618061-6329-2-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1671618061-6329-1-git-send-email-quic_srivasam@quicinc.com> References: <1671618061-6329-1-git-send-email-quic_srivasam@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: YZGGUuPTK_Bs17zDCnln1OJQTUSCPvfj X-Proofpoint-GUID: YZGGUuPTK_Bs17zDCnln1OJQTUSCPvfj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-12-21_04,2022-12-21_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 mlxscore=0 lowpriorityscore=0 phishscore=0 mlxlogscore=999 bulkscore=0 adultscore=0 spamscore=0 suspectscore=0 malwarescore=0 impostorscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2212210083 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752818923157363091?= X-GMAIL-MSGID: =?utf-8?q?1752818923157363091?= |
Series |
Add resets for ADSP based audio clock controller driver.
|
|
Commit Message
Srinivasa Rao Mandadapu
Dec. 21, 2022, 10:21 a.m. UTC
Add support for LPASS audio clock gating for RX/TX/SWA core bus clocks
for audioreach based SC7280 platforms.
Signed-off-by: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com>
---
Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscc.yaml | 4 ++++
1 file changed, 4 insertions(+)
Comments
On 21/12/2022 11:21, Srinivasa Rao Mandadapu wrote: > Add support for LPASS audio clock gating for RX/TX/SWA core bus clocks > for audioreach based SC7280 platforms. Use subject prefixes matching the subsystem (git log --oneline -- ...). The final prefix should be "qcom,sc7280-lpasscc" and then the actual subject should drop redundant pieces. > ... Best regards, Krzysztof
On 12/21/2022 4:12 PM, Krzysztof Kozlowski wrote: Thanks for your time Krzyszto!!! > On 21/12/2022 11:21, Srinivasa Rao Mandadapu wrote: >> Add support for LPASS audio clock gating for RX/TX/SWA core bus clocks >> for audioreach based SC7280 platforms. > Use subject prefixes matching the subsystem (git log --oneline -- ...). > The final prefix should be "qcom,sc7280-lpasscc" and then the actual > subject should drop redundant pieces. Sorry. I didn't understand much from your statement. Do you mean subject should something like below? dt-bindings: clock: qcom: sc7280-lpasscc: Add resets for audio clock controller > >> ... > Best regards, > Krzysztof >
On 21/12/2022 13:22, Srinivasa Rao Mandadapu wrote: > > On 12/21/2022 4:12 PM, Krzysztof Kozlowski wrote: > Thanks for your time Krzyszto!!! >> On 21/12/2022 11:21, Srinivasa Rao Mandadapu wrote: >>> Add support for LPASS audio clock gating for RX/TX/SWA core bus clocks >>> for audioreach based SC7280 platforms. >> Use subject prefixes matching the subsystem (git log --oneline -- ...). >> The final prefix should be "qcom,sc7280-lpasscc" and then the actual ^^^^^^^ it's written here >> subject should drop redundant pieces. > > Sorry. I didn't understand much from your statement. > > Do you mean subject should something like below? > > dt-bindings: clock: qcom: sc7280-lpasscc: Add resets for audio clock > controller 1. The last prefix should be "qcom,sc7280-lpasscc:". 2. And then drop "audio clock controller" because it is obvious, isn't it? > >> >>> ... >> Best regards, >> Krzysztof >> Best regards, Krzysztof
On 12/21/2022 5:54 PM, Krzysztof Kozlowski wrote: > On 21/12/2022 13:22, Srinivasa Rao Mandadapu wrote: >> On 12/21/2022 4:12 PM, Krzysztof Kozlowski wrote: >> Thanks for your time Krzyszto!!! >>> On 21/12/2022 11:21, Srinivasa Rao Mandadapu wrote: >>>> Add support for LPASS audio clock gating for RX/TX/SWA core bus clocks >>>> for audioreach based SC7280 platforms. >>> Use subject prefixes matching the subsystem (git log --oneline -- ...). >>> The final prefix should be "qcom,sc7280-lpasscc" and then the actual > ^^^^^^^ it's written here > >>> subject should drop redundant pieces. >> Sorry. I didn't understand much from your statement. >> >> Do you mean subject should something like below? >> >> dt-bindings: clock: qcom: sc7280-lpasscc: Add resets for audio clock >> controller > 1. The last prefix should be "qcom,sc7280-lpasscc:". > 2. And then drop "audio clock controller" because it is obvious, isn't it? Okay!. Thanks for clarifying. I will change accordingly. Actually I followed previous similar commits. > >>>> ... >>> Best regards, >>> Krzysztof >>> > Best regards, > Krzysztof >
diff --git a/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscc.yaml b/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscc.yaml index 6151fde..b9be5f1 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscc.yaml @@ -31,6 +31,9 @@ properties: '#clock-cells': const: 1 + '#reset-cells': + const: 1 + reg: items: - description: LPASS qdsp6ss register @@ -61,5 +64,6 @@ examples: clocks = <&gcc GCC_CFG_NOC_LPASS_CLK>; clock-names = "iface"; #clock-cells = <1>; + #reset-cells = <1>; }; ...