Message ID | 20221208064031.2875-2-quic_sibis@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp37126wrr; Wed, 7 Dec 2022 22:47:48 -0800 (PST) X-Google-Smtp-Source: AA0mqf7vm1DiCmWZ/NLDFdZcw7nlpe093Rs61Szsp5ncqXylxMon0cDmlBSDzMpdw1G8Vm3AN+m6 X-Received: by 2002:a17:906:9f0a:b0:7c1:28af:437a with SMTP id fy10-20020a1709069f0a00b007c128af437amr1736313ejc.121.1670482067988; Wed, 07 Dec 2022 22:47:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670482067; cv=none; d=google.com; s=arc-20160816; b=wMVSlXqQxz8g0UzZ2fPMbt27emTlbhBtRa1KF/uuWtCzZbJXeI1wM5CT90EKuQRAWq XPfIkqPD+ysYZpraa6dp8rk8KLnjj02yjBAb96IcKylhci/K2s5DXFys+ttA6OvWZShK hyXSju9GhO6biZ0F8nvwU3XfHaZ472lDdZ7byABhcIDcM3UIECWRSUbT2aGFalI5lG6t vQJ/TaB7Cb0MRXYwm/H8wysip2o8OMJfszcqmUaXw0DJSLXdatqo/TujQDGgYBZnRUZm kwAYMzMe0TZqhNHoPYtoyblP7PJHScYLvpax4ndnyTotwlKc1Iwt6tQw8xrCiB87UymE BKeg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=EV3VPVNYaf/rR2f2F0SGWkrLynSHfwdvN3xUQYhwmBw=; b=yRRol6B8LIopIeSN/C/G1t3+oEBYjAN9JcyNioIzqVAKPc3JSrVuxeiKuQ1EjJpoac c4gdgUTBRRNfDR33dRBpIUqs62xzOThPbB3u6na7XIneVwWdTW20uTGDALYwCipSkeYx 1+Xfp/ABofT/u0dgP6C1BLVuj8PfozF/VtKLBuGqOWKdBQF+TPVrv9mCQgaATbTYZUSW iQVan3c48iTzD7ZuHld6HS64Cf6dn51MGKE99CM6t+lBRzpbSXIadA50D5CQaMqrwE5R HuY/O/FxvC5yu0FcfhNQ0UcLbA1kLByjrODAUMS3IiXBaM7w7Sr39Gpm51wozkI7B1y/ pfkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=BGGdpkYE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y24-20020aa7d518000000b0046c44118d51si5474157edq.57.2022.12.07.22.47.23; Wed, 07 Dec 2022 22:47:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=BGGdpkYE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229865AbiLHGlI (ORCPT <rfc822;foxyelen666@gmail.com> + 99 others); Thu, 8 Dec 2022 01:41:08 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45062 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229873AbiLHGlD (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 8 Dec 2022 01:41:03 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 583445C74A; Wed, 7 Dec 2022 22:41:02 -0800 (PST) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 2B84W2JD026651; Thu, 8 Dec 2022 06:40:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=EV3VPVNYaf/rR2f2F0SGWkrLynSHfwdvN3xUQYhwmBw=; b=BGGdpkYEOcATWy0MWVen6oiq7+fbjCQC9kGjk5Sjk5787gkwrNnGg4oNof6apkLmWR/E LLW+JxWqgHEkYRNujQRSLgaGLkO8cGSyhoDYlG12VEi2RAmK+g2GEm5sJeaGwr2IKHsa LxQVhwbfPXDODHEkFLgPa1Sq7fWzMLRSk6YsyW8e5VvCl4W/a7BfH1aVgkjcN/6Ygpn6 8Ik3XV+2aH8DQW5qLgmZ/SMCfnYPHUzYNe147GZKoMyI7dc6hE6CVsFMWGTdph25Rty/ tNrYtEnPrIJANlt7K+wNxXyhaA6wt2sZVXIWXU8u4A8PSObg4CWKBjLd02kb0J88JEE6 xw== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3macsyvb3h-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 08 Dec 2022 06:40:56 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 2B86etAW025374 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 8 Dec 2022 06:40:55 GMT Received: from blr-ubuntu-87.ap.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Wed, 7 Dec 2022 22:40:51 -0800 From: Sibi Sankar <quic_sibis@quicinc.com> To: <andersson@kernel.org>, <krzysztof.kozlowski+dt@linaro.org> CC: <agross@kernel.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <robh+dt@kernel.org>, <konrad.dybcio@somainline.org>, <robimarko@gmail.com>, <quic_gurus@quicinc.com>, <quic_rjendra@quicinc.com>, Sibi Sankar <quic_sibis@quicinc.com> Subject: [PATCH V6 1/2] dt-bindings: firmware: qcom,scm: Add optional interrupt Date: Thu, 8 Dec 2022 12:10:30 +0530 Message-ID: <20221208064031.2875-2-quic_sibis@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20221208064031.2875-1-quic_sibis@quicinc.com> References: <20221208064031.2875-1-quic_sibis@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: q3EOiSkjlPPg5nrvcSlMSn0qpLpygHvR X-Proofpoint-ORIG-GUID: q3EOiSkjlPPg5nrvcSlMSn0qpLpygHvR X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-12-08_04,2022-12-07_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 malwarescore=0 mlxscore=0 suspectscore=0 bulkscore=0 spamscore=0 mlxlogscore=999 priorityscore=1501 phishscore=0 clxscore=1015 adultscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2210170000 definitions=main-2212080055 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1751627405242597944?= X-GMAIL-MSGID: =?utf-8?q?1751627405242597944?= |
Series |
SCM: Add support for wait-queue aware firmware
|
|
Commit Message
Sibi Sankar
Dec. 8, 2022, 6:40 a.m. UTC
From: Guru Das Srinagesh <quic_gurus@quicinc.com> Add an interrupt specification to the bindings to support the wait-queue feature on SM8450 SoCs. Signed-off-by: Guru Das Srinagesh <quic_gurus@quicinc.com> Signed-off-by: Sibi Sankar <quic_sibis@quicinc.com> --- The interrupt property for scm firmware from a binding perspective is completely optional i.e. not all tz fw running in the wild on sm8450 devices support this feature. The bootloader does the interrupt property addition on sm8450 devices with wait-queue support. v6: - Fix subject of bindings [Krzysztof] - Update commit message to include the SoC supporting the feature [Krzysztof] - Make the interrupt property valid on SM8450 SoC [Krzysztof] - Rebased on Krzysztof's narrow clocks and interconnect series. - Drop R-b v5: - Pick up R-b v4: - Qualify bindings [Krzysztoff] .../devicetree/bindings/firmware/qcom,scm.yaml | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+)
Comments
On 08/12/2022 07:40, Sibi Sankar wrote: > From: Guru Das Srinagesh <quic_gurus@quicinc.com> > > Add an interrupt specification to the bindings to support the wait-queue > feature on SM8450 SoCs. > > Signed-off-by: Guru Das Srinagesh <quic_gurus@quicinc.com> > Signed-off-by: Sibi Sankar <quic_sibis@quicinc.com> > --- > > The interrupt property for scm firmware from a binding perspective is > completely optional i.e. not all tz fw running in the wild on sm8450 > devices support this feature. The bootloader does the interrupt property > addition on sm8450 devices with wait-queue support. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/firmware/qcom,scm.yaml b/Documentation/devicetree/bindings/firmware/qcom,scm.yaml index 8e6e9ebb343d..01c861f36983 100644 --- a/Documentation/devicetree/bindings/firmware/qcom,scm.yaml +++ b/Documentation/devicetree/bindings/firmware/qcom,scm.yaml @@ -73,6 +73,12 @@ properties: '#reset-cells': const: 1 + interrupts: + description: + The wait-queue interrupt that firmware raises as part of handshake + protocol to handle sleeping SCM calls. + maxItems: 1 + qcom,dload-mode: $ref: /schemas/types.yaml#/definitions/phandle-array items: @@ -162,6 +168,18 @@ allOf: properties: interconnects: false + # Interrupts + - if: + not: + properties: + compatible: + contains: + enum: + - qcom,scm-sm8450 + then: + properties: + interrupts: false + required: - compatible