| Message ID | 20240301134113.14423-2-quic_tengfan@quicinc.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel+bounces-88502-ouuuleilei=gmail.com@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a05:7301:2097:b0:108:e6aa:91d0 with SMTP id
gs23csp1088973dyb;
Fri, 1 Mar 2024 05:51:45 -0800 (PST)
X-Forwarded-Encrypted: i=3;
AJvYcCWT48cMnX851iX26F0AA+hoHTKH5vP6VOmCJ9MsjZ9gELuY5j04cWRzlTdRQ7laasQuOjdNkDAzyNiseZUrtOsWJ92V6g==
X-Google-Smtp-Source:
AGHT+IG8IRcohDfWlM4Io0AGhfVTLJjQGyrKb5R1QY2XLuZSHFG48bEiUP9Qugs0VUH0A6kTNldB
X-Received: by 2002:a17:903:22c8:b0:1dc:af70:9f71 with SMTP id
y8-20020a17090322c800b001dcaf709f71mr7580613plg.20.1709301105764;
Fri, 01 Mar 2024 05:51:45 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1709301105; cv=pass;
d=google.com; s=arc-20160816;
b=omubzsRsHu9IBX0MWinRobIpkoulhnA6/xD98JnnhcmSgHvVzimYXdSMVoaofvGdVN
yH+KtYE+pybzN+CFYIM3loBflTyn1Fj1I9+GiJUGTq3dlm40od0SOmThzJnFwqlj+3hY
PiP4/RljB/6rJgCsWtNBrvSwnoAdYqCdfSyYW96g6pVDEG/vICEMUw33DIl3J1vfpTIr
9tucCLcLnXHez2zyt3zWFkGB/aalzquaTly1UDhX0wjZfz9/Gy6pecgfaeVSlhn5V/+t
8b+KR8/GDj7kN5x2n5vYhhtjJ5UwBUxvY9KEYaD1cOyj4TbhkmiccjCcBSJOGDWHkkDz
5iUw==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence
:references:in-reply-to:message-id:date:subject:cc:to:from
:dkim-signature;
bh=qu1H76bbe1vWYNcrPnvfCD4nSkCooKx1vmalT6ptG1c=;
fh=q8l8pX1q/tz3CCBgB5rnFwKScW/WwOdfpr15+sF/aX8=;
b=q5ugASvArkeXmJhirBuPWkCqFRHEBja78n56MJ/9ILAix2etH81+65CPM6ih1tzs35
vQQLaj3DJRMCFDzx8ErAFzCMhqdPwpDub8fKSan459Xk3M1n8/hyLLW7CL/qrcaJnPs3
p0drglzKOdT2WzJBBRbbH1bA5p11OXstgig26LURuTbyBWhm9fhomd6p38+V4cPYKsa3
etQL6BNcdbpCVNfny/KAZJBvE03oTD/qrUlLgBEnmGEs3/RxntIHEagGizXDbLZDfJcN
YV0A+LvgL8wjvDP8vhtxRn1piHJk7tih19qhJiTGRod3aEuO7eiAXcLksrZp7M6SL8iZ
hJnA==;
dara=google.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=fH6ri5Ap;
arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass
dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com);
spf=pass (google.com: domain of
linux-kernel+bounces-88502-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45e3:2400::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-88502-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org.
[2604:1380:45e3:2400::1])
by mx.google.com with ESMTPS id
h14-20020a170902f54e00b001dc81504839si3593370plf.304.2024.03.01.05.51.45
for <ouuuleilei@gmail.com>
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Fri, 01 Mar 2024 05:51:45 -0800 (PST)
Received-SPF: pass (google.com: domain of
linux-kernel+bounces-88502-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
Authentication-Results: mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=fH6ri5Ap;
arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass
dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com);
spf=pass (google.com: domain of
linux-kernel+bounces-88502-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45e3:2400::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-88502-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org
[52.25.139.140])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by sv.mirrors.kernel.org (Postfix) with ESMTPS id 97F3E28800A
for <ouuuleilei@gmail.com>; Fri, 1 Mar 2024 13:42:47 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
by smtp.subspace.kernel.org (Postfix) with ESMTP id ECEE56F50F;
Fri, 1 Mar 2024 13:42:06 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="fH6ri5Ap"
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com
[205.220.168.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id B08396EB50;
Fri, 1 Mar 2024 13:42:02 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.168.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1709300524; cv=none;
b=qT5iJvB0sqavuXBRwb8VTqi6H3a74Jt98iB3PMg/YsQloZ3xOBgckzTVTfGu+4T2wh/ewXmXnSzDWGJOXhzsqY8WpB2wQigMZhm8BUtRFwZ5eS5vP2GG1h0F7zG2Lg7Fj9W7e6bOkQkDeN1NCJl7VeSp3ssX4a9yvt/topu9uRs=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1709300524; c=relaxed/simple;
bh=eqMnNmaKCONzBSSQBDVxmfLwiQq2nTlxVG5LqAHqGIY=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=DQ9ktcifedD+FQOByV7rd0mfGxlcLcB0aGcrBGhRSIJIJoMZC/px/MqgaU1AAhyz8eCLDa5OzCCJID4oL5VTm32UkWG0xEYcn+C1crJhY0OF6QoaMsiGILJHIxqazdvh1tWfMkUxx89z2Ya3wz449Ie1lik+blXGPNLfV2m+P68=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=fH6ri5Ap; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Received: from pps.filterd (m0279862.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id
4216nC8B007726;
Fri, 1 Mar 2024 13:41:57 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
from:to:cc:subject:date:message-id:in-reply-to:references
:mime-version:content-type; s=qcppdkim1; bh=qu1H76bbe1vWYNcrPnvf
CD4nSkCooKx1vmalT6ptG1c=; b=fH6ri5ApP06IilIL6S5RnKF7lttKX7Mwfo6/
2t6KlzDS2QHvy3PuNAJR+kJWgVG4rFXgnOtKkObAJXKPkHDR5h9Lz/08KfgEjyxD
6LVJBYlfj8gBgNjnFIYsiFKG2OLJBUCDqZ5AhSqCGuCuMic9KtdzLOrKNmCNIa5h
yF++HoDifn+cW1pjpOddySEO9iXJjDS9AlBgkHRMZ5izieMCnvrZ4RcNVt7/ud2s
rH0UXrZhzk41v2AbKbIT/FHzeVA9bS8iKPQ2/PeCYC2NrsQbPoiwik+BeMgzuNmH
Vig3/MAiXlieMhv4l1rNNFtM98+HK7eogs8IYDA2c4sfDBP7xA==
Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3wk32j9sj0-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Fri, 01 Mar 2024 13:41:57 +0000 (GMT)
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
421DfuQM012731
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Fri, 1 Mar 2024 13:41:56 GMT
Received: from tengfan2-gv.qualcomm.com (10.80.80.8) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1118.40; Fri, 1 Mar 2024 05:41:50 -0800
From: Tengfei Fan <quic_tengfan@quicinc.com>
To: <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
<dmitry.baryshkov@linaro.org>
CC: <keescook@chromium.org>, <tony.luck@intel.com>, <gpiccoli@igalia.co>,
<linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <linux-hardening@vger.kernel.org>,
<kernel@quicinc.com>, Tengfei Fan <quic_tengfan@quicinc.com>
Subject: [PATCH v5 1/4] dt-bindings: arm: qcom: Document QCS8550 SoC and the
AIM300 AIoT board
Date: Fri, 1 Mar 2024 21:41:10 +0800
Message-ID: <20240301134113.14423-2-quic_tengfan@quicinc.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20240301134113.14423-1-quic_tengfan@quicinc.com>
References: <20240301134113.14423-1-quic_tengfan@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain
X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: QFUMj290pcfXxdRguD8WX_JPsU8cHjLU
X-Proofpoint-ORIG-GUID: QFUMj290pcfXxdRguD8WX_JPsU8cHjLU
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26
definitions=2024-03-01_13,2024-03-01_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
impostorscore=0 adultscore=0
spamscore=0 clxscore=1015 mlxscore=0 priorityscore=1501 lowpriorityscore=0
phishscore=0 suspectscore=0 bulkscore=0 malwarescore=0 mlxlogscore=999
classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2402120000
definitions=main-2403010114
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1792332116690381027
X-GMAIL-MSGID: 1792332116690381027
|
| Series |
arm64: qcom: add AIM300 AIoT board suppo
|
|
Commit Message
Tengfei Fan
March 1, 2024, 1:41 p.m. UTC
Document QCS8550 SoC and the AIM300 AIoT board bindings.
QCS8550 is derived from SM8550. The difference between SM8550 and
QCS8550 is QCS8550 doesn't have modem RF system. QCS8550 is mainly used
in IoT scenarios.
AIM300 Series is a highly optimized family of modules designed to
support AIoT applications. It integrates QCS8550 SoC, UFS and PMIC chip
etc.
AIM stands for Artificial Intelligence Module. AIoT stands for AI IoT.
Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com>
---
Documentation/devicetree/bindings/arm/qcom.yaml | 8 ++++++++
1 file changed, 8 insertions(+)
Comments
On 01/03/2024 14:41, Tengfei Fan wrote: > Document QCS8550 SoC and the AIM300 AIoT board bindings. > QCS8550 is derived from SM8550. The difference between SM8550 and > QCS8550 is QCS8550 doesn't have modem RF system. QCS8550 is mainly used > in IoT scenarios. > AIM300 Series is a highly optimized family of modules designed to > support AIoT applications. It integrates QCS8550 SoC, UFS and PMIC chip > etc. > AIM stands for Artificial Intelligence Module. AIoT stands for AI IoT. > > Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com> > --- > Documentation/devicetree/bindings/arm/qcom.yaml | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentation/devicetree/bindings/arm/qcom.yaml > index 66beaac60e1d..0ca4333fa8cf 100644 > --- a/Documentation/devicetree/bindings/arm/qcom.yaml > +++ b/Documentation/devicetree/bindings/arm/qcom.yaml > @@ -42,6 +42,7 @@ description: | > msm8996 > msm8998 > qcs404 > + qcs8550 > qcm2290 > qcm6490 > qdu1000 > @@ -868,6 +869,13 @@ properties: > - const: qcom,qcs404-evb > - const: qcom,qcs404 > > + - items: > + - enum: > + - qcom,qcs8550-aim300-aiot > + - const: qcom,qcs8550-aim300 > + - const: qcom,qcs8550 > + - const: qcom,sm8550 This should be after sm8550 boards, not after qcs404. Best regards, Krzysztof
On 3/4/2024 3:42 PM, Krzysztof Kozlowski wrote: > On 01/03/2024 14:41, Tengfei Fan wrote: >> Document QCS8550 SoC and the AIM300 AIoT board bindings. >> QCS8550 is derived from SM8550. The difference between SM8550 and >> QCS8550 is QCS8550 doesn't have modem RF system. QCS8550 is mainly used >> in IoT scenarios. >> AIM300 Series is a highly optimized family of modules designed to >> support AIoT applications. It integrates QCS8550 SoC, UFS and PMIC chip >> etc. >> AIM stands for Artificial Intelligence Module. AIoT stands for AI IoT. >> >> Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com> >> --- >> Documentation/devicetree/bindings/arm/qcom.yaml | 8 ++++++++ >> 1 file changed, 8 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentation/devicetree/bindings/arm/qcom.yaml >> index 66beaac60e1d..0ca4333fa8cf 100644 >> --- a/Documentation/devicetree/bindings/arm/qcom.yaml >> +++ b/Documentation/devicetree/bindings/arm/qcom.yaml >> @@ -42,6 +42,7 @@ description: | >> msm8996 >> msm8998 >> qcs404 >> + qcs8550 >> qcm2290 >> qcm6490 >> qdu1000 >> @@ -868,6 +869,13 @@ properties: >> - const: qcom,qcs404-evb >> - const: qcom,qcs404 >> >> + - items: >> + - enum: >> + - qcom,qcs8550-aim300-aiot >> + - const: qcom,qcs8550-aim300 >> + - const: qcom,qcs8550 >> + - const: qcom,sm8550 > > This should be after sm8550 boards, not after qcs404. Yes, I will adjust the order in the next patch series. > > Best regards, > Krzysztof >
diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentation/devicetree/bindings/arm/qcom.yaml index 66beaac60e1d..0ca4333fa8cf 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -42,6 +42,7 @@ description: | msm8996 msm8998 qcs404 + qcs8550 qcm2290 qcm6490 qdu1000 @@ -868,6 +869,13 @@ properties: - const: qcom,qcs404-evb - const: qcom,qcs404 + - items: + - enum: + - qcom,qcs8550-aim300-aiot + - const: qcom,qcs8550-aim300 + - const: qcom,qcs8550 + - const: qcom,sm8550 + - items: - enum: - qcom,sa8155p-adp