Message ID | 20240215141957.13775-1-afd@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-67072-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:b825:b0:106:860b:bbdd with SMTP id da37csp434342dyb; Thu, 15 Feb 2024 06:25:06 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXCpUvYPv/aQOiVGDBFnyCWVi2NZ4MRw1ISjXHkQWqPIEyJlv2l1S7P287rE4DueNBthf4WZfBCSM7kpQvJawdzf51cRA== X-Google-Smtp-Source: AGHT+IH8O6/4DIlLxf5CBMoNLqHABzJMboMHSciI7gHsjQOpm6sU+rKn0Fh9F69kMIS4WN0jNoNy X-Received: by 2002:a17:902:f690:b0:1d9:95c5:2975 with SMTP id l16-20020a170902f69000b001d995c52975mr1976289plg.26.1708007106036; Thu, 15 Feb 2024 06:25:06 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708007106; cv=pass; d=google.com; s=arc-20160816; b=siauraOr7J28a3u2pAMebqaPAqc6c2e12IlorFMVrXPOcr0bvO0OIetnOmg8RZkl7i C1FPqkQY94UfDu/kWhMddbKb79rgRqgtZMPJV1H0TCznOJr8sT2vvm4hiS4QWfCCjsFv yf04rC7ZFbgt59CJyA13tVUr7EFnuhwN21rTWEcYTh+nes0ZCPCBamQDtR2HsuaIjseD w/edPd4ETKHHFM3UImbOVNEFsFODNLcxx5krNUSPj+diHtSkl6zbdoKwg5+1NBTbPmZq rEAjAoY3ns5tQm8qfbw4+7Q0m8d4lphlEP8PAJknW5nOkCpsKmLigyB/UvX4RWtKbhoa LfOQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=u5Efv4NH6LtRrGCMOj0uLzoSpUJhq4ciZ4y37cudC9g=; fh=OcHna+00IGWbadiJ2e6YScxpF3z6ksx4nGc0S1aq9MY=; b=O1MYGxQPj6ogg/IVw87HvuMvaR1N2aphMvBOon49MpmEprtJO6ADBpVZm4wnOFv2Xm AQtC8bJX8dvM+Z5qOZZ7swnfcIJzXl8TrR6NcwTEMdLwpLSh2Lt/ght364P90qF0N654 POYk1C42cUFGvQayquLmu7IwtCYAc/3Ots7Uyet1USonzY0YiPmyWTe+yeIRaFCokYFf ejxJqEzG+LJqHY8vlemyMiGLoPZB8Mf7IIRCzWwpxbWO+ixrzocoUkCG4xq+oYDbgrhA vG0QqrsV/wcQ0nUzbMWAwGSAbxT/RQEBV0SBCWXDKZtN/R+4zgF47qR34DfcEWINLB2w k9WQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SJeGbuhm; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-67072-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-67072-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id d9-20020a170903230900b001da10ce0d7esi1188677plh.242.2024.02.15.06.25.05 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 15 Feb 2024 06:25:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-67072-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SJeGbuhm; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-67072-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-67072-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id A49F328569B for <ouuuleilei@gmail.com>; Thu, 15 Feb 2024 14:20:32 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 74B00131E5D; Thu, 15 Feb 2024 14:20:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="SJeGbuhm" Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F7B1130ADA; Thu, 15 Feb 2024 14:20:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708006819; cv=none; b=VbyDRIfWDXP850LP9gooQloeam+dsXpOybHuC8wvQy0sKeSvFR4zx5hUuGZzl31RJEnXRx55MIzeS1W8Pa9oYBSYwpNnZFnQGBQVG+QgB1IHuwz+et0qA+JcXbpFeJNmiGFGI1g7HcBLlWp2LgRVBjWiB3cXBzDlOvoh3YI7IVI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708006819; c=relaxed/simple; bh=PullOvSOvstiiYMgcHnwd9VygvmFZsrOtFt1fJGokB8=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=nv2BCoS8e02/bxoWJ7AyVHsIgk17SiorGFPn5RumaSqs4NlQw9UYzxP42RgAyRjKV2jh1MzAtrIaaDbZXrLJGDnbLU/EWmlyGhzXaibtaf9DZ859ixqtQKbybdu+sohu/B4sacoWHVveyRSEYdfQLJmEnVOr11vwbVFpoBF4Pds= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=SJeGbuhm; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41FEJxtx023347; Thu, 15 Feb 2024 08:19:59 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1708006799; bh=u5Efv4NH6LtRrGCMOj0uLzoSpUJhq4ciZ4y37cudC9g=; h=From:To:CC:Subject:Date; b=SJeGbuhmmiKwNumDR9Ol4SGBOoTiuhxWP07VL++Zr7U2cnkukDtwhM+lOFmKYoHGL 3/Rcn8B2tZ32xNWzrK3qKctRM3pqfh2jFth+cD3QLLvQWvJ2IM3zgMcWBZNsCQPZLt KVadkClvyklkmzKPA5WTrwxKaR8C32W2H3DPazDg= Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41FEJxZb016848 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 15 Feb 2024 08:19:59 -0600 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 15 Feb 2024 08:19:59 -0600 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 15 Feb 2024 08:19:58 -0600 Received: from lelvsmtp5.itg.ti.com ([10.249.42.149]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41FEJwiL057677; Thu, 15 Feb 2024 08:19:58 -0600 From: Andrew Davis <afd@ti.com> To: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>, Tero Kristo <kristo@kernel.org>, Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Peter Rosin <peda@axentia.se> CC: <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Andrew Davis <afd@ti.com> Subject: [PATCH] arm64: dts: ti: k3-j721e: Fix mux-reg-masks in hbmc_mux Date: Thu, 15 Feb 2024 08:19:57 -0600 Message-ID: <20240215141957.13775-1-afd@ti.com> X-Mailer: git-send-email 2.39.2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790975258810773395 X-GMAIL-MSGID: 1790975258810773395 |
Series |
arm64: dts: ti: k3-j721e: Fix mux-reg-masks in hbmc_mux
|
|
Commit Message
Andrew Davis
Feb. 15, 2024, 2:19 p.m. UTC
Change offset in mux-reg-masks property for hbmc_mux node
since reg-mux property is used in compatible.
While here, update the reg region to include 4 bytes as this
is a 32bit register.
Fixes: 2765149273f4 ("mux: mmio: use reg property when parent device is not a syscon")
Suggested-by: Peter Rosin <peda@axentia.se>
Signed-off-by: Andrew Davis <afd@ti.com>
---
arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
Comments
Hi Andrew Davis, On Thu, 15 Feb 2024 08:19:57 -0600, Andrew Davis wrote: > Change offset in mux-reg-masks property for hbmc_mux node > since reg-mux property is used in compatible. > > While here, update the reg region to include 4 bytes as this > is a 32bit register. > > > [...] I have applied the following to branch ti-k3-dts-next on [1]. Thank you! [1/1] arm64: dts: ti: k3-j721e: Fix mux-reg-masks in hbmc_mux commit: 3d585389d454e147187684e492a0eb8f56adf311 All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent up the chain during the next merge window (or sooner if it is a relevant bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. [1] https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git -- Vignesh
diff --git a/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi index 40caa86e600fe..4618b697fbc47 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi @@ -353,9 +353,9 @@ fss: bus@47000000 { hbmc_mux: mux-controller@47000004 { compatible = "reg-mux"; - reg = <0x00 0x47000004 0x00 0x2>; + reg = <0x00 0x47000004 0x00 0x4>; #mux-control-cells = <1>; - mux-reg-masks = <0x4 0x2>; /* HBMC select */ + mux-reg-masks = <0x0 0x2>; /* HBMC select */ }; hbmc: hyperbus@47034000 {