[v3,8/8] ARM: dts: microchip: sama5d2_xplained: Add power-supply property for sdmmc0 node
Message ID | 20240206120322.88907-9-mihai.sain@microchip.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-54854-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id ma11csp1491383dyb; Tue, 6 Feb 2024 04:09:40 -0800 (PST) X-Google-Smtp-Source: AGHT+IFcYt/xFPnvP/J4HOFA6r+NGCcxPU6SJkI6sb1T5QJWWW1aQ8vOfwI31RiA7lM8ELVHflI5 X-Received: by 2002:ae9:e019:0:b0:783:cb5a:ec3b with SMTP id m25-20020ae9e019000000b00783cb5aec3bmr2180762qkk.71.1707221380117; Tue, 06 Feb 2024 04:09:40 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707221380; cv=pass; d=google.com; s=arc-20160816; b=drkMiZd70CzKgd+KBvVtDiyoQa4Nho6qqR4xaXXVgnwwuKV9cUFIwZLt2oAGnBrcr6 uMU468+F5cD3q9eM3qsyC8gdMg5glqgZEc7d+Fkd1gaTHOgdfZhsJ4rn1nYrNuVesnPM c03Bos9qIfczM7r9+q4rpUk4SEg54iTU+F7tvuHOCShIPA+oF1Ec940WiTSYMyqJJKEp cVwLfSh9WCEaWBgIZ9eFGahmMxpwBRnOfcBJS2Vg22KG78HEpgiT/FUovfN07wfGRGWv 0U6YkI00crbXdBSUhzeMBZjMWk1Welb0/f21/CbvxWLNQKZNnhVWvOmHLXCcEny4xv8t Nb/w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=Vn3DBy7VtE1VFgck025lly6u/85h9O4P1nbbnQ2o1Gc=; fh=nYi+hysViQ7mriyQDu31nqrcejjsfoQHCnnhH6YmyqE=; b=RI3QB9X9Q0aXgSFlOz8PdwAj6OrCKyhzb96YByc+Cye4F+hR3k2REvnFQIDibdxfDN aM6UTtuwDaEANc+DwcAroF+V5MwJyZTbEOsh6so7m/vrSlf4EAtMGwYVjQ1mkN3F7m1r Ij3Qnsebx4tu8H4+iZOqvJpJb0loAX5oVTZ+vmd2mNSDcJe4TQpl18omiCs1Hmx25i0n zXDl/M/NBmNH5qvCzzNsINPXmPpFtRjE4MoQtI97r1zTDRerZ8RnZqOtcmHAKlBIxd9H eWd5OovbbBn+htcDTDmpazZNb6TEvLhaVaJXBArUq5mK5e6slhaBgG0IieC+CA0Zy4Bb jB4A==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=NdWmnjNW; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-54854-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-54854-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com X-Forwarded-Encrypted: i=1; AJvYcCX+OoPRpZDiz2qXslOYAvWuZgBnnc3yS+8Iv+aesmIHAQFJOuNcph2s4j9S2NatMV1LQKpVpp5/AH1uZhsxNCMASKd38Q== Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id x9-20020a05620a448900b00785596d4d6esi2219215qkp.715.2024.02.06.04.09.39 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Feb 2024 04:09:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-54854-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=NdWmnjNW; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-54854-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-54854-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id D9B481C22C72 for <ouuuleilei@gmail.com>; Tue, 6 Feb 2024 12:09:39 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 5C28A13398B; Tue, 6 Feb 2024 12:04:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="NdWmnjNW" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 152DD132C15; Tue, 6 Feb 2024 12:04:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707221049; cv=none; b=cpaau7KReZROtRFgxmxE0P15WAeB57zrMYQRuk3/MML5Ya/mEhI+gwrvFUwucQdY2PRio2g70ulO+ve9Ecr3sKf8GK5xK7382XLAG/zucnSA/Tta5EJqwDzXJSzKknDIm7bujomMgG/nlZ0AEd30VpaRigJa9ithatQ2M0oMiRc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707221049; c=relaxed/simple; bh=q5AQrYWB5lwDHhGNPklEX9DOip1NJmdov5PmWLB1Rm4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=badzPTVTtnySBdxB8/PTJN7G2vWT5GHz97xT9s4zjtH5bXkYA6mYCX4GQKuwV4UbcCcsjazjPfHWvOzgqAnKPp9yc2Jj+kD1n+UUkzUnF6AiZcg1+LpHyQ4504JuAUgt7NLRKTU59vDxyjnAcuv5li4qfpJ4H+pC1GuOCkyo/JM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=NdWmnjNW; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1707221047; x=1738757047; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=q5AQrYWB5lwDHhGNPklEX9DOip1NJmdov5PmWLB1Rm4=; b=NdWmnjNWOcEqLI766G5BC87BxFkxC4Akqw7Og+R4f2XlYNIUUpSmWDzo uSdcPhm4iXj4Hi4gvMzSkCRwG6eokrHKH6o0WEkZqLPmhLvKP+hYy+1Hf JnsnoIQ9T340M0k51cimPykOEB01b+6bpjLH4RsfKZzS76Uyxek7Pqhm1 KNR/qlR/Aa6DuV8JgRJGpeYC+qxTs0YiKl/q07dVz76GIIxE9lINZuCWv hV4CAT0KQ/eXoM9trgfcancVP0qJC1C/wZg9yI26ml5bFU02BZjEiI+VD ogWrFjOVjoTppBllxzF2qjnmByGLuV1RNwwCqSPvpsExha12p4Z0Kzv1D Q==; X-CSE-ConnectionGUID: /iuDP2QxSliEsbGRCUpaQw== X-CSE-MsgGUID: uLKTaMpvRyWh4wCyip561Q== X-IronPort-AV: E=Sophos;i="6.05,247,1701154800"; d="scan'208";a="17200246" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 06 Feb 2024 05:03:59 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 6 Feb 2024 05:03:51 -0700 Received: from virtualbox.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Tue, 6 Feb 2024 05:03:48 -0700 From: Mihai Sain <mihai.sain@microchip.com> To: <claudiu.beznea@tuxon.dev>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> CC: Mihai Sain <mihai.sain@microchip.com> Subject: [PATCH v3 8/8] ARM: dts: microchip: sama5d2_xplained: Add power-supply property for sdmmc0 node Date: Tue, 6 Feb 2024 14:03:22 +0200 Message-ID: <20240206120322.88907-9-mihai.sain@microchip.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240206120322.88907-1-mihai.sain@microchip.com> References: <20240206120322.88907-1-mihai.sain@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790151365990218274 X-GMAIL-MSGID: 1790151365990218274 |
Series |
Add power-supply properties for sdmmc nodes on Microchip boards
|
|
Commit Message
Mihai Sain
Feb. 6, 2024, 12:03 p.m. UTC
The sdmmc0 controller is powered from 3.3V regulator.
Add vmmc-supply and vqmmc-supply properties to sdmmc0 node.
The sdmmc controller from SAMA5D2 MPU has support for
IO voltage signaling/switching required by the UHS sd-card.
In order to avoid the issues from the tuning procedure required by
the UHS cards, keep the vqmmc at 3V3 to use the sd high-speed mode.
Signed-off-by: Mihai Sain <mihai.sain@microchip.com>
---
arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts | 2 ++
1 file changed, 2 insertions(+)
Comments
On 06.02.2024 14:03, Mihai Sain wrote: > The sdmmc0 controller is powered from 3.3V regulator. Same here according to https://ww1.microchip.com/downloads/en/DeviceDoc/SAMA5D2C-XULT-User%27s-Guide-50002691E.pdf > Add vmmc-supply and vqmmc-supply properties to sdmmc0 node. > The sdmmc controller from SAMA5D2 MPU has support for > IO voltage signaling/switching required by the UHS sd-card. > In order to avoid the issues from the tuning procedure required by > the UHS cards, keep the vqmmc at 3V3 to use the sd high-speed mode. > > Signed-off-by: Mihai Sain <mihai.sain@microchip.com> > --- > arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts b/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts > index 6680031387e8..9b7e56790a5a 100644 > --- a/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts > +++ b/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts > @@ -67,6 +67,8 @@ sdmmc0: sdio-host@a0000000 { > pinctrl-0 = <&pinctrl_sdmmc0_default>; > non-removable; > mmc-ddr-3_3v; > + vmmc-supply = <&vdd_3v3_reg>; > + vqmmc-supply = <&vdd_3v3_reg>; > status = "okay"; > }; >
diff --git a/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts b/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts index 6680031387e8..9b7e56790a5a 100644 --- a/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts +++ b/arch/arm/boot/dts/microchip/at91-sama5d2_xplained.dts @@ -67,6 +67,8 @@ sdmmc0: sdio-host@a0000000 { pinctrl-0 = <&pinctrl_sdmmc0_default>; non-removable; mmc-ddr-3_3v; + vmmc-supply = <&vdd_3v3_reg>; + vqmmc-supply = <&vdd_3v3_reg>; status = "okay"; };