Message ID | 20221123142009.594781-3-abel.vesa@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:b599:b0:88:f841:fdc9 with SMTP id df25csp2166982dyb; Wed, 23 Nov 2022 06:23:47 -0800 (PST) X-Google-Smtp-Source: AA0mqf6WM8lTqOtJuZD4mq+Yxle1b5GBdwGxxqWB5+kxuNUOSFRXs7f8eWQLLIb+EeoQPtrFbhHc X-Received: by 2002:a17:902:f68a:b0:188:4ea8:a685 with SMTP id l10-20020a170902f68a00b001884ea8a685mr9017643plg.71.1669213427505; Wed, 23 Nov 2022 06:23:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669213427; cv=none; d=google.com; s=arc-20160816; b=fNcMzyCoAfUmbMJq7IWTJDTwMWe4amk3v+wvhOD8A5eDaHo0Dyw4qUV5dpe6q8Zll4 U86mgrtn1AHA5AeffKwv6NmSjNS9in1xjRDI0qSxE8Xv3ZuF6Kdd1XHZspnYXOzTiOmH 6p8wpmIrFdhrKTFKZEfE+RhA3AXI39qWa4JbbtFnRYdkKI4BmGwYhXSZQc7YNewrdtsB T7VkvbLSqJLrGU0DhWhlGalkqs5oNR20TlqPTz1B7LGYP6FjJhBtB3YTg+ThNgv8dl6Y N3MSPU4I7QiSS428TyVy+gOPOMiHdjzRd9hnurEU4pujNzPqct5sjFi/yq+S+aa5rm7g tFkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=7te0vel29soMxRllHr57VveDfFHJcBPQQEi2+x2vELY=; b=Wh3GfpEujhGxGq1/dRzXuBheZXp7CicTtGCwTogLNEgkHKjaHmPspYwcMOMi7BP3KF M9Xb7XN6KmGhjwhNhw7TI01CauBN7mpgr2pP3Q2RzbZyKwD5ZVwn9mo0H06XVtH80xqE +r5sUxUekrfodskLyrtIDB3JvMRik2aU25m5TbquMj5QUJCNgAFGMhwuOZlruQi2iA8e HYFOdHSGMbOd9se6cUH3BkfhK3mziy+wKmQPAbqTaw+ntOfEtLNCmXTo5+QypP3FSNd7 wEER7S+uKRC9zNDGbNOoZQVXMMeKjPEPsHKEEjdFgfdVjuKYP0ag7/Ie/IIwFmtHPfRg vaOg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=a3m3viXN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x5-20020a654145000000b004701d990860si16842081pgp.596.2022.11.23.06.23.32; Wed, 23 Nov 2022 06:23:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=a3m3viXN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236825AbiKWOUm (ORCPT <rfc822;fengqi706@gmail.com> + 99 others); Wed, 23 Nov 2022 09:20:42 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43952 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237291AbiKWOUb (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 23 Nov 2022 09:20:31 -0500 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BDD6D64558 for <linux-kernel@vger.kernel.org>; Wed, 23 Nov 2022 06:20:24 -0800 (PST) Received: by mail-wr1-x429.google.com with SMTP id z4so15025099wrr.3 for <linux-kernel@vger.kernel.org>; Wed, 23 Nov 2022 06:20:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7te0vel29soMxRllHr57VveDfFHJcBPQQEi2+x2vELY=; b=a3m3viXN3IzLNf7p+L4t8UXvrLaFB6T6anOc0Sg+/ktJ1Tuvjbu8Vb95NXXRv63e9G 0ZuDTMg5kkd+jtuCgtnLo0M2P8dgRkUQPgB60Tx5AJAKIR6kdXHnRebfp2OiHxaDl2Sc zta/2/sttlWMSfHMRnxh9XjAgY+q43ZlgOllf2Yhn3/kASu5KKa8H8NYc1KE2AeECTWV DuzRgNTX8q6wQFG9q8Ns0c76AtqaQ+u3j8sRjK2boejgx/vfv9ey5p/bVr3PZnizrkF8 RlMJO9cHAWOxnojttB7ZwZnlyAyRcA6aHTbFvxP1Wv9lz0pxuPAYsIV0uu1v8wHCKuns re1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7te0vel29soMxRllHr57VveDfFHJcBPQQEi2+x2vELY=; b=derGLsHgrVH2EtNLP2gIMBO7kBMvIXd2Qlo4uKA32dzNm8j3ORaJfRLbKoFRYctMWJ RmCMBA2HfY9Tz3bDb+9Jq+IGaLuj+c0xgGsg72eBWN/xc1D/fccnSUJ98iKVsRkCmkR/ 2vGrt5FzVpdiUS5CCHdQKiAlruJVAFgs+NJWfWrI78b11NY9hN2WJYcleql6JRoAELEs isK0uMh5LkLHENQ/yk2MaH572oswvmLC0FIdBnpQbtXuq2D743gmYCGQRlW7TXUrWhmb o2Ihy7vYOYYPjwTNpxKnoQGJOuT73oMkWQACqMI9l2khF69Qy2e+A25/twHlaGgtlff/ Vxgw== X-Gm-Message-State: ANoB5pmazYJLVeJv+D7FhRKmVLiV7V1lw1k9WVPdFBgGo9b7lst3Q6hW fgxHb3OGW2ir/Zz2zECQ0tphcA== X-Received: by 2002:a5d:6e90:0:b0:241:e3b9:36a0 with SMTP id k16-20020a5d6e90000000b00241e3b936a0mr4715085wrz.607.1669213223272; Wed, 23 Nov 2022 06:20:23 -0800 (PST) Received: from localhost.localdomain ([94.52.112.99]) by smtp.gmail.com with ESMTPSA id g9-20020a05600c4ec900b003cfd58409desm2837438wmq.13.2022.11.23.06.20.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Nov 2022 06:20:22 -0800 (PST) From: Abel Vesa <abel.vesa@linaro.org> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Mike Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org> Cc: Linux Kernel Mailing List <linux-kernel@vger.kernel.org>, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 2/9] dt-bindings: clock: Add SM8550 TCSR CC clocks Date: Wed, 23 Nov 2022 16:20:02 +0200 Message-Id: <20221123142009.594781-3-abel.vesa@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221123142009.594781-1-abel.vesa@linaro.org> References: <20221123142009.594781-1-abel.vesa@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750297138986441169?= X-GMAIL-MSGID: =?utf-8?q?1750297138986441169?= |
Series |
clk: qcom: Add support for SM8550
|
|
Commit Message
Abel Vesa
Nov. 23, 2022, 2:20 p.m. UTC
Add bindings documentation for clock TCSR driver on SM8550.
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
---
Changes since v1:
* based on recent bindings, like Krzysztof asked
* used qcom,gcc.yaml and dropped redundant properties
* used additionalProperties instead unevaluatedProperties
* renamed qcom,tcsrcc-sm8550.h to qcom,sm8550-tcsrcc.h, to match
compatible
* added dual lincese to qcom,sm8550-tcsrcc.h
* moved patch to the beginning of patchset
* dropped redundant "bindings" from subject line
.../bindings/clock/qcom,sm8550-tcsrcc.yaml | 39 +++++++++++++++++++
.../dt-bindings/clock/qcom,sm8550-tcsrcc.h | 18 +++++++++
2 files changed, 57 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml
create mode 100644 include/dt-bindings/clock/qcom,sm8550-tcsrcc.h
Comments
On Wed, 23 Nov 2022 16:20:02 +0200, Abel Vesa wrote: > Add bindings documentation for clock TCSR driver on SM8550. > > Signed-off-by: Abel Vesa <abel.vesa@linaro.org> > --- > > Changes since v1: > * based on recent bindings, like Krzysztof asked > * used qcom,gcc.yaml and dropped redundant properties > * used additionalProperties instead unevaluatedProperties > * renamed qcom,tcsrcc-sm8550.h to qcom,sm8550-tcsrcc.h, to match > compatible > * added dual lincese to qcom,sm8550-tcsrcc.h > * moved patch to the beginning of patchset > * dropped redundant "bindings" from subject line > > .../bindings/clock/qcom,sm8550-tcsrcc.yaml | 39 +++++++++++++++++++ > .../dt-bindings/clock/qcom,sm8550-tcsrcc.h | 18 +++++++++ > 2 files changed, 57 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > create mode 100644 include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: dtschema/dtc warnings/errors: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml: allOf:0: '$ref qcom,gcc.yaml#' is not of type 'object', 'boolean' from schema $id: http://json-schema.org/draft-07/schema# /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml: ignoring, error in schema: allOf: 0 Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.example.dtb:0:0: /example-0/clock-controller@1fc0000: failed to match any schema with compatible: ['qcom,sm8550-tcsrcc'] doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/20221123142009.594781-3-abel.vesa@linaro.org This check can fail if there are any dependencies. The base for a patch series is generally the most recent rc1. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit after running the above command.
On 23/11/2022 15:20, Abel Vesa wrote: > Add bindings documentation for clock TCSR driver on SM8550. > > Signed-off-by: Abel Vesa <abel.vesa@linaro.org> > --- > > Changes since v1: > * based on recent bindings, like Krzysztof asked > * used qcom,gcc.yaml and dropped redundant properties > * used additionalProperties instead unevaluatedProperties > * renamed qcom,tcsrcc-sm8550.h to qcom,sm8550-tcsrcc.h, to match > compatible > * added dual lincese to qcom,sm8550-tcsrcc.h > * moved patch to the beginning of patchset > * dropped redundant "bindings" from subject line > > .../bindings/clock/qcom,sm8550-tcsrcc.yaml | 39 +++++++++++++++++++ > .../dt-bindings/clock/qcom,sm8550-tcsrcc.h | 18 +++++++++ > 2 files changed, 57 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > create mode 100644 include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > > diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > new file mode 100644 > index 000000000000..a4531a7cad8c > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > @@ -0,0 +1,39 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsrcc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Qualcomm TCSR Clock Controller on SM8550 > + > +maintainers: > + - Bjorn Andersson <andersson@kernel.org> > + > +description: | > + Qualcomm TCSR clock control module provides the clocks, resets and > + power domains on SM8550 > + > + See also:: include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > + > +allOf: > + - $ref qcom,gcc.yaml# I am not sure if this is similar block as GCC (or how similar). This wasn't here previously. There is also a typo (missing :), so bindings were not tested. :) > + > +properties: > + compatible: > + const: qcom,sm8550-tcsrcc > + > +required: > + - compatible > + > +additionalProperties: false > + > +examples: > + - | > + clock-controller@1fc0000 { > + compatible = "qcom,sm8550-tcsrcc"; > + reg = <0x1fc0000 0x30000>; > + #clock-cells = <1>; > + #reset-cells = <1>; > + }; > + > +... > diff --git a/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > new file mode 100644 > index 000000000000..4ce98ffc43ce > --- /dev/null > +++ b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > @@ -0,0 +1,18 @@ > +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > +/* > + * Copyright (c) 2022, The Linux Foundation. All rights reserved. > + * Copyright (c) 2022, Linaro Limited > + */ > + > +#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H > +#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H > + > +/* GCC clocks */ And these are TCSR CC clocks :) Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml new file mode 100644 index 000000000000..a4531a7cad8c --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml @@ -0,0 +1,39 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsrcc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm TCSR Clock Controller on SM8550 + +maintainers: + - Bjorn Andersson <andersson@kernel.org> + +description: | + Qualcomm TCSR clock control module provides the clocks, resets and + power domains on SM8550 + + See also:: include/dt-bindings/clock/qcom,sm8550-tcsrcc.h + +allOf: + - $ref qcom,gcc.yaml# + +properties: + compatible: + const: qcom,sm8550-tcsrcc + +required: + - compatible + +additionalProperties: false + +examples: + - | + clock-controller@1fc0000 { + compatible = "qcom,sm8550-tcsrcc"; + reg = <0x1fc0000 0x30000>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + +... diff --git a/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h new file mode 100644 index 000000000000..4ce98ffc43ce --- /dev/null +++ b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2022, The Linux Foundation. All rights reserved. + * Copyright (c) 2022, Linaro Limited + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H +#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H + +/* GCC clocks */ +#define TCSR_PCIE_0_CLKREF_EN 0 +#define TCSR_PCIE_1_CLKREF_EN 1 +#define TCSR_UFS_CLKREF_EN 2 +#define TCSR_UFS_PAD_CLKREF_EN 3 +#define TCSR_USB2_CLKREF_EN 4 +#define TCSR_USB3_CLKREF_EN 5 + +#endif