Message ID | 20240213160521.15925-2-quic_jinlmao@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-63860-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:bc8a:b0:106:860b:bbdd with SMTP id dn10csp653758dyb; Tue, 13 Feb 2024 08:29:04 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUIW+f6lCIT5+0VcpNE6OImA80IKVaWsuOjueZYeOTsp4nJGjiXdquEorR3gZSA0+g8U87+NXC3IqI66xRfDi54VokxHQ== X-Google-Smtp-Source: AGHT+IF4HgkhO3TcwRtOje31fbyC5BfDyaoh+io19BlR/OFW6s1dLnWll6EjioW8zgaAz8jnoCE4 X-Received: by 2002:a05:6a00:80c4:b0:6e0:fe48:7ac0 with SMTP id ei4-20020a056a0080c400b006e0fe487ac0mr1499699pfb.23.1707841744189; Tue, 13 Feb 2024 08:29:04 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707841744; cv=pass; d=google.com; s=arc-20160816; b=z5rr66MGR/VpvqXdZ989tzHrkFId6diegIcff7R97nMhddHmn5JhsakyprJeMTkZwb B5SFJyvBXjbgwUzJhFLGUGWR1JxFbT2jeqaFFvLOd0BAkIN9t20HH+CQgV0lFIrB5ERY U6qRhs8wizznFUawQRdCVMnTta79VvNLXYeqOtvJlqFpX4eBt0ucUiLv4BaCxZhLGB+g U0FjpcOPcgNNQUeoFRmMtXfVyrftjfg1wjVMkqSyjXNLLt5FwyJ7442aixPxt0tBadIN f1uasntiA8N+8dGgsusXvrQVnl3JB13WPjeb6kyTLEGjb+lugnXRG6UQ4AabdnyTfUWj zcag== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=IgFesNMKfyBjAiBFMKBA0Ar1JHfEgXq2+FouGF1j1gs=; fh=cICRNknry/4z1mkgMQysujhrUNuI6B8LGpBWuNs50Es=; b=s3Fu3xlXcxeMYSSoPC3o6JZVnRqjlR1tWs2oxbfEzuZfRixn1yk+109aZ+B7k0ZbGf 8dDAdFubawpkLj8j9KC9H+RZwXReDAXKS0z8Yp3jK8OW5DzDWC+DKlyLe9WzCVAszl+V UH8G58/1zXlT5fSWfIlsjOKKdFuU5u1WWtvylTF7+De9CxVTttlLt9hR+QX15y2vUDvX jB97GnYsdhmiSCO+pS95Ryw2b2a0U/76zBGCwT0sETpJ5KbPNUBQ+ZcoQj6ST1uEcPO/ pkQb0IxTWLdFgG84lHLeLyhnuhjLp/0Bfz6AAsunPTbyyl2PXI6mn4LZWxN1BZXCtHLn R2aQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=J1XwzDNM; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-63860-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-63860-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com X-Forwarded-Encrypted: i=2; AJvYcCV9ZJWjQGDGFckmpeCxt34iKJWGPr/UnRfyOVkwocvvdUt3HiefLGlfYVBhGnZCreRUbnrcBDGA61DpRhCjvcwLCbBqCQ== Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id j10-20020a056a00234a00b006e04acce4fasi6934703pfj.161.2024.02.13.08.29.03 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Feb 2024 08:29:04 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-63860-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=J1XwzDNM; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-63860-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-63860-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 10FCCB27E50 for <ouuuleilei@gmail.com>; Tue, 13 Feb 2024 16:07:06 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id D06AB5FF19; Tue, 13 Feb 2024 16:05:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="J1XwzDNM" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D9705FB8C; Tue, 13 Feb 2024 16:05:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707840356; cv=none; b=n0kEdv6dFWS/WW+s0z3WdsxdjpNTEglDfR06cmMKEFJadlXcd3GCy/8sR6cr5PruK/tgI5dQ15IkqjH7GSRzVRTaTaCY5B3Sy/xOHVvLW771XMMmKTe2t0i3Vl1R2+5UhU1sBmlHL1kTX2855XYsoppwsP8j3VbMzhz507RndN8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707840356; c=relaxed/simple; bh=cGhtKaLERpJfNHDA9moP6bhwmVH7oHUhM1F+dukzjgo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CGMU45Q+Mx/dAszH5/IgQ9bRT/masV2Lt+xzj2q/S92o8yj7VbUClaNfZv9UURScErbpcXQr+HxOR0uHzPb19bRqx/0vnuMfEHB+Lcx60j0+o6RL01VPMpbZgGCa/6CbQjPiAiaPrb/1H+L1SghGEWlfDGcUhwKw9E2VxJFwL0k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=J1XwzDNM; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41DFWHkM010617; Tue, 13 Feb 2024 16:05:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:content-type; s= qcppdkim1; bh=IgFesNMKfyBjAiBFMKBA0Ar1JHfEgXq2+FouGF1j1gs=; b=J1 XwzDNM5KJVS21o41VZMBfkP9p7ukw2Y1WWd6KEosHLzghXf6yxqJXSOu818bF63h vZvNxRazZLPtdKFiEN8atx7Sv+W4I8PcsHU4Gb56KmMwxa/CWYbUEPqlXfUXFmnh WMtoWlVg0UUPBJpxQeCCoSH746wzivNFY74EAQwYnuAsr0J1JZ49LcXWFPzjZ/L+ iMvxPQvidGbq24mEdOzrUadvl5g/3Fuaj8sDCO2sDg6mEl42mKMansVKi6dCi/Iv 5WBwomvHiRbzKECGrTsywjwrGIo2MRIVfKCzpNte1ZscQ4tbA5Z2+qGJ3A77bblE JdAQWAqLLNN1PrkTXByQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w7ju7b478-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 13 Feb 2024 16:05:34 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41DG5XV7021529 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 13 Feb 2024 16:05:33 GMT Received: from hu-jinlmao-lv.qualcomm.com (10.49.16.6) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Tue, 13 Feb 2024 08:05:33 -0800 From: Mao Jinlong <quic_jinlmao@quicinc.com> To: Suzuki K Poulose <suzuki.poulose@arm.com>, Mike Leach <mike.leach@linaro.org>, James Clark <james.clark@arm.com>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, "Mao Jinlong" <quic_jinlmao@quicinc.com>, Tao Zhang <quic_taozha@quicinc.com>, Alexander Shishkin <alexander.shishkin@linux.intel.com> CC: <coresight@lists.linaro.org>, <linux-arm-kernel@lists.infradead.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH v1 1/2] dt-bindings: arm: qcom,coresight-tpdm: Rename qcom,dsb-element-size Date: Tue, 13 Feb 2024 08:05:17 -0800 Message-ID: <20240213160521.15925-2-quic_jinlmao@quicinc.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20240213160521.15925-1-quic_jinlmao@quicinc.com> References: <20240213160521.15925-1-quic_jinlmao@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nalasex01a.na.qualcomm.com (10.47.209.196) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: onR72qy8Q1VlouIOQWWTCQAaNiNVnZ2j X-Proofpoint-GUID: onR72qy8Q1VlouIOQWWTCQAaNiNVnZ2j X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-13_08,2024-02-12_03,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 mlxlogscore=831 lowpriorityscore=0 spamscore=0 clxscore=1015 priorityscore=1501 mlxscore=0 malwarescore=0 suspectscore=0 phishscore=0 adultscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2401310000 definitions=main-2402130126 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790801864518921167 X-GMAIL-MSGID: 1790801864518921167 |
Series |
coresight: tpdm: Change qcom,dsb-element-size to qcom,dsb-elem-bits
|
|
Commit Message
Mao Jinlong
Feb. 13, 2024, 4:05 p.m. UTC
Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is
bit.
Signed-off-by: Mao Jinlong <quic_jinlmao@quicinc.com>
---
.../devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
Comments
On Tue, 13 Feb 2024 08:05:17 -0800, Mao Jinlong wrote: > Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is > bit. > > Signed-off-by: Mao Jinlong <quic_jinlmao@quicinc.com> > --- > .../devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: dtschema/dtc warnings/errors: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml: properties:qcom,dsb-element-bits: '$ref' should not be valid under {'const': '$ref'} hint: Standard unit suffix properties don't need a type $ref from schema $id: http://devicetree.org/meta-schemas/core.yaml# /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.example.dtb: tpdm@684c000: qcom,dsb-element-bits:0: [0, 0, 0, 32] is too long from schema $id: http://devicetree.org/schemas/arm/qcom,coresight-tpdm.yaml# /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.example.dtb: tpdm@684c000: qcom,dsb-element-bits:0:0: 0 is not one of [32, 64] from schema $id: http://devicetree.org/schemas/arm/qcom,coresight-tpdm.yaml# /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.example.dtb: tpdm@684c000: qcom,dsb-element-bits:0: [0, 0, 0, 32] is too long from schema $id: http://devicetree.org/schemas/arm/qcom,coresight-tpdm.yaml# /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.example.dtb: tpdm@684c000: qcom,dsb-element-bits: size is 8, expected 32 from schema $id: http://devicetree.org/schemas/property-units.yaml# doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/20240213160521.15925-2-quic_jinlmao@quicinc.com The base for the series is generally the latest rc1. A different dependency should be noted in *this* patch. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit after running the above command yourself. Note that DT_SCHEMA_FILES can be set to your schema file to speed up checking your schema. However, it must be unset to test all examples with your schema.
On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: > Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is > bit. That may be, but this is an ABI and you are stuck with it. Unless, you can justify why that doesn't matter. (IIRC, this is new, so maybe no users yet?)
On 2/14/2024 6:29 AM, Rob Herring wrote: > On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: >> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is >> bit. > That may be, but this is an ABI and you are stuck with it. Unless, you > can justify why that doesn't matter. (IIRC, this is new, so maybe no > users yet?) Hi Rob, Because for CMB type, it uses qcom,cmb-element-bits. So I change the format to be the same as CMB. Thanks Jinlong Mao
On 14/02/2024 01:43, Jinlong Mao wrote: > > On 2/14/2024 6:29 AM, Rob Herring wrote: >> On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: >>> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is >>> bit. >> That may be, but this is an ABI and you are stuck with it. Unless, you >> can justify why that doesn't matter. (IIRC, this is new, so maybe no >> users yet?) > > Hi Rob, > > Because for CMB type, it uses qcom,cmb-element-bits. So I change the > format to be the same as > CMB. > > Thanks > Jinlong Mao > I think what Rob was trying to say was that in the interest of not breaking existing DTs it's best to leave the existing names as they are, even if they aren't technically correct. And to only add new parameters with the -bits suffix, even if it's inconsistent with what's already there.
On 2/14/2024 5:36 PM, James Clark wrote: > > On 14/02/2024 01:43, Jinlong Mao wrote: >> On 2/14/2024 6:29 AM, Rob Herring wrote: >>> On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: >>>> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is >>>> bit. >>> That may be, but this is an ABI and you are stuck with it. Unless, you >>> can justify why that doesn't matter. (IIRC, this is new, so maybe no >>> users yet?) >> Hi Rob, >> >> Because for CMB type, it uses qcom,cmb-element-bits. So I change the >> format to be the same as >> CMB. >> >> Thanks >> Jinlong Mao >> > I think what Rob was trying to say was that in the interest of not > breaking existing DTs it's best to leave the existing names as they are, > even if they aren't technically correct. And to only add new parameters > with the -bits suffix, even if it's inconsistent with what's already there. Hi Rob & James, There is no tpdm nodes in any DT as of now. So I want to make this change before any tpdm node is added in DT. Thanks Jinlong Mao > > _______________________________________________ > CoreSight mailing list -- coresight@lists.linaro.org > To unsubscribe send an email to coresight-leave@lists.linaro.org
On Wed, Feb 14, 2024 at 8:18 AM Jinlong Mao <quic_jinlmao@quicinc.com> wrote: > > > On 2/14/2024 5:36 PM, James Clark wrote: > > > > On 14/02/2024 01:43, Jinlong Mao wrote: > >> On 2/14/2024 6:29 AM, Rob Herring wrote: > >>> On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: > >>>> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is > >>>> bit. > >>> That may be, but this is an ABI and you are stuck with it. Unless, you > >>> can justify why that doesn't matter. (IIRC, this is new, so maybe no > >>> users yet?) > >> Hi Rob, > >> > >> Because for CMB type, it uses qcom,cmb-element-bits. So I change the > >> format to be the same as > >> CMB. > >> > >> Thanks > >> Jinlong Mao > >> > > I think what Rob was trying to say was that in the interest of not > > breaking existing DTs it's best to leave the existing names as they are, > > even if they aren't technically correct. And to only add new parameters > > with the -bits suffix, even if it's inconsistent with what's already there. > > Hi Rob & James, > > There is no tpdm nodes in any DT as of now. So I want to make this > change before any tpdm > node is added in DT. Then the commit msg needs to state that detail. Rob
On 13/02/2024 22:29, Rob Herring wrote: > On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: >> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is >> bit. > > That may be, but this is an ABI and you are stuck with it. Unless, you > can justify why that doesn't matter. (IIRC, this is new, so maybe no > users yet?) This was added and support queued in v6.8. This change won't make it to v6.8 (given it has to go via two levels and is technically not a fix). As James also pointed out, it doesn't matter what the name is (now that it has been published). Suzuki
On Wed, Feb 14, 2024 at 9:56 AM Suzuki K Poulose <suzuki.poulose@arm.com> wrote: > > On 13/02/2024 22:29, Rob Herring wrote: > > On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: > >> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is > >> bit. > > > > That may be, but this is an ABI and you are stuck with it. Unless, you > > can justify why that doesn't matter. (IIRC, this is new, so maybe no > > users yet?) > > This was added and support queued in v6.8. This change won't make it to > v6.8 (given it has to go via two levels and is technically not a fix). I'd argue it is a fix. But given no users yet, delaying is fine. > As James also pointed out, it doesn't matter what the name is (now that > it has been published). v6.8 final is what we consider published. Rob
On 14/02/2024 16:03, Rob Herring wrote: > On Wed, Feb 14, 2024 at 9:56 AM Suzuki K Poulose <suzuki.poulose@arm.com> wrote: >> >> On 13/02/2024 22:29, Rob Herring wrote: >>> On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: >>>> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is >>>> bit. >>> >>> That may be, but this is an ABI and you are stuck with it. Unless, you >>> can justify why that doesn't matter. (IIRC, this is new, so maybe no >>> users yet?) >> >> This was added and support queued in v6.8. This change won't make it to >> v6.8 (given it has to go via two levels and is technically not a fix). > > I'd argue it is a fix. But given no users yet, delaying is fine. I agree it is a fix, but not something that maintainers would like to pull it during an rc cycle. As you said, since there are no real users for this yet (and given it is all under a single vendor), it may be fine to queue this if the DT maintainers are OK with this. > >> As James also pointed out, it doesn't matter what the name is (now that >> it has been published). > > v6.8 final is what we consider published. I can't send this to Greg as a fix. For v6.8. We can fix it for v6.9 cycle. Suzuki > > Rob
On 2/15/2024 12:18 AM, Suzuki K Poulose wrote: > On 14/02/2024 16:03, Rob Herring wrote: >> On Wed, Feb 14, 2024 at 9:56 AM Suzuki K Poulose >> <suzuki.poulose@arm.com> wrote: >>> >>> On 13/02/2024 22:29, Rob Herring wrote: >>>> On Tue, Feb 13, 2024 at 08:05:17AM -0800, Mao Jinlong wrote: >>>>> Change qcom,dsb-element-size to qcom,dsb-element-bits as the unit is >>>>> bit. >>>> >>>> That may be, but this is an ABI and you are stuck with it. Unless, you >>>> can justify why that doesn't matter. (IIRC, this is new, so maybe no >>>> users yet?) >>> >>> This was added and support queued in v6.8. This change won't make it to >>> v6.8 (given it has to go via two levels and is technically not a fix). >> >> I'd argue it is a fix. But given no users yet, delaying is fine. > > I agree it is a fix, but not something that maintainers would like to > pull it during an rc cycle. As you said, since there are no real users > for this yet (and given it is all under a single vendor), it may be fine > to queue this if the DT maintainers are OK with this. > > >> >>> As James also pointed out, it doesn't matter what the name is (now that >>> it has been published). >> >> v6.8 final is what we consider published. > > I can't send this to Greg as a fix. For v6.8. We can fix it for v6.9 > cycle. > > Suzuki > Thanks all for the comments. I will update the commit message and fix the warning. Thanks Jinlong Mao >> >> Rob >
diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml index d0647ffaed71..62188c51ceb5 100644 --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml @@ -44,7 +44,7 @@ properties: minItems: 1 maxItems: 2 - qcom,dsb-element-size: + qcom,dsb-element-bits: description: Specifies the DSB(Discrete Single Bit) element size supported by the monitor. The associated aggregator will read this size before it @@ -111,7 +111,7 @@ examples: compatible = "qcom,coresight-tpdm", "arm,primecell"; reg = <0x0684c000 0x1000>; - qcom,dsb-element-size = /bits/ 8 <32>; + qcom,dsb-element-bits = <32>; qcom,dsb-msrs-num = <16>; clocks = <&aoss_qmp>;