Message ID | 20240212165043.26961-3-johan+linaro@kernel.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-62022-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:bc8a:b0:106:860b:bbdd with SMTP id dn10csp41746dyb; Mon, 12 Feb 2024 08:57:13 -0800 (PST) X-Google-Smtp-Source: AGHT+IHspPQ255ZACZP6Up1lkLimWSfb++mRGRt3ff46S3cHTzNqtyn6cH1JIQ98PwuPcD9tdqJo X-Received: by 2002:a17:906:a8f:b0:a3c:d7c7:1418 with SMTP id y15-20020a1709060a8f00b00a3cd7c71418mr858519ejf.60.1707757033441; Mon, 12 Feb 2024 08:57:13 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707757033; cv=pass; d=google.com; s=arc-20160816; b=YuhfxWf2P5IkeOVZ8RVR1dH0opxxIdasjuifPinH+nVyynuE3XnUFmveL5bfMvfRtf 5eVsglhixjrcER6HNZCjjvXZ+g+l2yblVWVg1LXb5oZL55IBAj4v/QuPgo2Eh/p611wq PCfIRAuI8+9k2Z256j3Y6djC6JcTtJ2JwCT2zWt99PHFYCTLDmOY9J0cmIml0nQH1tBO OBSoIO+Zo4BmWyttUMqtfSs7dvpEl03uxZeOyOJrJtWNu7RbFf+0RTF7OmMRyKcZz8ft 20K99azr4LC4KcXtBZnl3604n/WgVu5jYCit/1bGOrbpLmXQV9EIPsqkbH66bjRkbJ0R YrCw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=+9fmcHUnnx7RJfLXlK4i4FtnyB8WVN0PbtBv+z7yf5U=; fh=m3U9ee+KbD3+r5BwQzftmGGTGRG+agkyyRUBSBOo5Dg=; b=JMoyaIfo/zXXJEx66Y3xOfyZTMSN/JzgT0vlCal2HJkqnUWSBCYiWFyYqhRsIPYHtt YIsm2sfgjDTBxpXJuNJsQVHcesJZjLFxlcyjI2iQKFU+/Oge5x6kuHc4De+dN5KmZenH eNckzvYs/Nc17+VfeMi2ibYcHzeY/xu40TVllQnrdcIGg4wadrfYEDR3sUvx8Sz15dbU j+YWtSrgXf4Bp5NAsRDx7ix3V096nsyNPmVf2RXt6lJeTFq+qKD13CFbrJnjp3WIs5HN TTgWh/ummGc7ITDih6upCyumXjgBgEzSLPJlQzeXYY8czED6slYnKG574ctnq5cIoBDT 0gQg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=kfDDJcXj; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-62022-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-62022-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org X-Forwarded-Encrypted: i=2; AJvYcCUUkjdRtWqqENvvK71RKjnjcrh3BlYKMgcxQ6hmHKCAyuOCPCJmCXliLz5o8NPrVjraw89Mr196dK4BfH7D6H3tOWCiAQ== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id l18-20020a170906415200b00a3c2bfce551si365307ejk.34.2024.02.12.08.57.13 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Feb 2024 08:57:13 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-62022-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=kfDDJcXj; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-62022-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-62022-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 78CB71F23D39 for <ouuuleilei@gmail.com>; Mon, 12 Feb 2024 16:57:01 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 67963481A8; Mon, 12 Feb 2024 16:53:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="kfDDJcXj" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 962923D995; Mon, 12 Feb 2024 16:53:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707756819; cv=none; b=ETnWtbnvXWydbMfBcePVQpIfXxjYE3RNj/lW7k2y5EwjfdvcLrVILiEawGMOTEhw/pvlEhYoiO5FFhR3sFK3snzqe84k8+MYNL84m5i/Bqk6m5v9i+4Cffw0aJeJeYcz2eVZgCb07e7Pcl0Eoa9Jn0c5vWoHQKNQpNFY80Aw68E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707756819; c=relaxed/simple; bh=b9sQBFDZU3VO1UBig2yVSwe4gu61tiUJKbyEVJ58Ty4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=iat/uY6ci7hO9LXPxhWZ4JY/sVYjnUnogYtEUWWjZ+GtfK8tcpgq1PvHaKry/vea8WKusy3W0vAAFFAjKvwPcyzX8Cst2v/SpmbgIyfxR8ncZ1JHrcHiACBCkvCDhNXxtV/kB0y0TiGppW3HzqVhlOLrfkwLffA5nCYKNLEeCWY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=kfDDJcXj; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPSA id B72C2C43601; Mon, 12 Feb 2024 16:53:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1707756818; bh=b9sQBFDZU3VO1UBig2yVSwe4gu61tiUJKbyEVJ58Ty4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=kfDDJcXjc5rf9yM9juPLHJ15hJN5VnNveC0WNajBfuKrI7feA2TRUaNz5XDEwiaEi tXwZ87lDx9N4tHJWeEsy6HVRs9cJRkVz51BTFPS7IFeOt+rS0LZADGwHUSMgnkqHzx AIMc3MuvLGG2/fM6da9rri9R2G3y9yfoho2pxwlrwtJLJpeGs6KtaQs8P0r0KAnCVY 3vq/bT6r36QKxz10qDkHqcPQZEefqDbmY9nERSu0d6F+ZanBOQsBzpl8tbW4qWsVu3 lvlZH3dCBLwHVt5P0Bkz+p+v+1UAM1etCW9v7a/Du8hAQF7G6JAZDTLlO/Wc0WBnmE cUPH5vTax9gjA== Received: from johan by xi.lan with local (Exim 4.97.1) (envelope-from <johan+linaro@kernel.org>) id 1rZZZ2-000000007N1-1kg7; Mon, 12 Feb 2024 17:53:52 +0100 From: Johan Hovold <johan+linaro@kernel.org> To: Bjorn Andersson <andersson@kernel.org>, Bjorn Helgaas <bhelgaas@google.com> Cc: Konrad Dybcio <konrad.dybcio@linaro.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?= =?utf-8?q?ski?= <kw@linux.com>, Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Johan Hovold <johan+linaro@kernel.org> Subject: [PATCH 02/10] dt-bindings: PCI: qcom: Do not require 'msi-map-mask' Date: Mon, 12 Feb 2024 17:50:35 +0100 Message-ID: <20240212165043.26961-3-johan+linaro@kernel.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240212165043.26961-1-johan+linaro@kernel.org> References: <20240212165043.26961-1-johan+linaro@kernel.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790713038754391221 X-GMAIL-MSGID: 1790713038754391221 |
Series |
arm64: dts: qcom: sc8280xp: enable GICv3 ITS for PCIe
|
|
Commit Message
Johan Hovold
Feb. 12, 2024, 4:50 p.m. UTC
Whether the 'msi-map-mask' property is needed or not depends on how the
MSI interrupts are mapped and it should therefore not be described as
required.
Note that the current schema fails to detect omissions of the mask
property if the internal MSI controller properties are also present.
Signed-off-by: Johan Hovold <johan+linaro@kernel.org>
---
Documentation/devicetree/bindings/pci/qcom,pcie.yaml | 1 -
1 file changed, 1 deletion(-)
Comments
On 12/02/2024 17:50, Johan Hovold wrote: > Whether the 'msi-map-mask' property is needed or not depends on how the > MSI interrupts are mapped and it should therefore not be described as > required. I could imagine that on all devices the interrupts are mapped in a way you need to provide msi-map-mask. IOW, can there be a Qualcomm platform without msi-map-mask? Best regards, Krzysztof
On Wed, Feb 14, 2024 at 01:01:20PM +0100, Krzysztof Kozlowski wrote: > On 12/02/2024 17:50, Johan Hovold wrote: > > Whether the 'msi-map-mask' property is needed or not depends on how the > > MSI interrupts are mapped and it should therefore not be described as > > required. > > I could imagine that on all devices the interrupts are mapped in a way > you need to provide msi-map-mask. IOW, can there be a Qualcomm platform > without msi-map-mask? I don't have access to the documentation so I'll leave that for you guys to determine. I do note that the downstream DT does not use it and that we have a new devicetree in linux-next which also does not have it: https://lore.kernel.org/r/20240125-topic-sm8650-upstream-pcie-its-v1-1-cb506deeb43e@linaro.org But at least the latter looks like an omission that should be fixed. Johan
On 14/02/2024 13:54, Johan Hovold wrote: > On Wed, Feb 14, 2024 at 01:01:20PM +0100, Krzysztof Kozlowski wrote: >> On 12/02/2024 17:50, Johan Hovold wrote: >>> Whether the 'msi-map-mask' property is needed or not depends on how the >>> MSI interrupts are mapped and it should therefore not be described as >>> required. >> >> I could imagine that on all devices the interrupts are mapped in a way >> you need to provide msi-map-mask. IOW, can there be a Qualcomm platform >> without msi-map-mask? > > I don't have access to the documentation so I'll leave that for you guys > to determine. I do note that the downstream DT does not use it and that > we have a new devicetree in linux-next which also does not have it: > > https://lore.kernel.org/r/20240125-topic-sm8650-upstream-pcie-its-v1-1-cb506deeb43e@linaro.org > > But at least the latter looks like an omission that should be fixed. Hm, either that or the mask for sm8450 was not needed as well. Anyway, thanks for explanation, appreciated! Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
On Wed, Feb 14, 2024 at 02:38:57PM +0100, Krzysztof Kozlowski wrote: > On 14/02/2024 13:54, Johan Hovold wrote: > > On Wed, Feb 14, 2024 at 01:01:20PM +0100, Krzysztof Kozlowski wrote: > >> On 12/02/2024 17:50, Johan Hovold wrote: > >>> Whether the 'msi-map-mask' property is needed or not depends on how the > >>> MSI interrupts are mapped and it should therefore not be described as > >>> required. > >> > >> I could imagine that on all devices the interrupts are mapped in a way > >> you need to provide msi-map-mask. IOW, can there be a Qualcomm platform > >> without msi-map-mask? > > > > I don't have access to the documentation so I'll leave that for you guys > > to determine. I do note that the downstream DT does not use it and that > > we have a new devicetree in linux-next which also does not have it: > > > > https://lore.kernel.org/r/20240125-topic-sm8650-upstream-pcie-its-v1-1-cb506deeb43e@linaro.org > > > > But at least the latter looks like an omission that should be fixed. > > Hm, either that or the mask for sm8450 was not needed as well. Anyway, > thanks for explanation, appreciated! > msi-map-mask is definitely needed as it would allow all the devices under the same bus to reuse the MSI identifier. Currently, excluding this property will not cause any issue since there is a single device under each bus. But we cannot assume that is going to be the case on all boards. I will submit a patch to fix SM8650. - Mani
On Fri, Feb 16, 2024 at 10:24:06PM +0530, Manivannan Sadhasivam wrote: > On Wed, Feb 14, 2024 at 02:38:57PM +0100, Krzysztof Kozlowski wrote: > > On 14/02/2024 13:54, Johan Hovold wrote: > > > On Wed, Feb 14, 2024 at 01:01:20PM +0100, Krzysztof Kozlowski wrote: > > >> On 12/02/2024 17:50, Johan Hovold wrote: > > >>> Whether the 'msi-map-mask' property is needed or not depends on how the > > >>> MSI interrupts are mapped and it should therefore not be described as > > >>> required. > > >> > > >> I could imagine that on all devices the interrupts are mapped in a way > > >> you need to provide msi-map-mask. IOW, can there be a Qualcomm platform > > >> without msi-map-mask? > > > > > > I don't have access to the documentation so I'll leave that for you guys > > > to determine. I do note that the downstream DT does not use it and that > > > we have a new devicetree in linux-next which also does not have it: > > > > > > https://lore.kernel.org/r/20240125-topic-sm8650-upstream-pcie-its-v1-1-cb506deeb43e@linaro.org > > > > > > But at least the latter looks like an omission that should be fixed. > > > > Hm, either that or the mask for sm8450 was not needed as well. Anyway, > > thanks for explanation, appreciated! > > msi-map-mask is definitely needed as it would allow all the devices under the > same bus to reuse the MSI identifier. Currently, excluding this property will > not cause any issue since there is a single device under each bus. But we cannot > assume that is going to be the case on all boards. Are you saying that there is never a use case for an identity mapping? Just on Qualcomm hardware or in general? It looks like we have a fairly large number of mainline devicetrees that do use an identity mapping here (i.e. do not specify 'msi-map-mask') and the binding document also has an explicit example of this. Documentation/devicetree/bindings/pci/pci-msi.txt > I will submit a patch to fix SM8650. Johan
On Tue, Feb 20, 2024 at 08:41:25AM +0100, Johan Hovold wrote: > On Fri, Feb 16, 2024 at 10:24:06PM +0530, Manivannan Sadhasivam wrote: > > msi-map-mask is definitely needed as it would allow all the devices under the > > same bus to reuse the MSI identifier. Currently, excluding this property will > > not cause any issue since there is a single device under each bus. But we cannot > > assume that is going to be the case on all boards. > > Are you saying that there is never a use case for an identity mapping? > Just on Qualcomm hardware or in general? > > It looks like we have a fairly large number of mainline devicetrees that > do use an identity mapping here (i.e. do not specify 'msi-map-mask') and > the binding document also has an explicit example of this. > > Documentation/devicetree/bindings/pci/pci-msi.txt The above should have said "linear mapping" as the msi-base is not always identical to the rid-base, but you get the point. Johan
On Tue, Feb 20, 2024 at 08:41:25AM +0100, Johan Hovold wrote: > On Fri, Feb 16, 2024 at 10:24:06PM +0530, Manivannan Sadhasivam wrote: > > On Wed, Feb 14, 2024 at 02:38:57PM +0100, Krzysztof Kozlowski wrote: > > > On 14/02/2024 13:54, Johan Hovold wrote: > > > > On Wed, Feb 14, 2024 at 01:01:20PM +0100, Krzysztof Kozlowski wrote: > > > >> On 12/02/2024 17:50, Johan Hovold wrote: > > > >>> Whether the 'msi-map-mask' property is needed or not depends on how the > > > >>> MSI interrupts are mapped and it should therefore not be described as > > > >>> required. > > > >> > > > >> I could imagine that on all devices the interrupts are mapped in a way > > > >> you need to provide msi-map-mask. IOW, can there be a Qualcomm platform > > > >> without msi-map-mask? > > > > > > > > I don't have access to the documentation so I'll leave that for you guys > > > > to determine. I do note that the downstream DT does not use it and that > > > > we have a new devicetree in linux-next which also does not have it: > > > > > > > > https://lore.kernel.org/r/20240125-topic-sm8650-upstream-pcie-its-v1-1-cb506deeb43e@linaro.org > > > > > > > > But at least the latter looks like an omission that should be fixed. > > > > > > Hm, either that or the mask for sm8450 was not needed as well. Anyway, > > > thanks for explanation, appreciated! > > > > msi-map-mask is definitely needed as it would allow all the devices under the > > same bus to reuse the MSI identifier. Currently, excluding this property will > > not cause any issue since there is a single device under each bus. But we cannot > > assume that is going to be the case on all boards. > > Are you saying that there is never a use case for an identity mapping? > Just on Qualcomm hardware or in general? > > It looks like we have a fairly large number of mainline devicetrees that > do use an identity mapping here (i.e. do not specify 'msi-map-mask') and > the binding document also has an explicit example of this. > > Documentation/devicetree/bindings/pci/pci-msi.txt I don't know how other platforms supposed to work without this property for more than one devices. Maybe they were not tested enough? But for sure, Qcom SoCs require either per device MSI identifier or msi-map-mask. - Mani
On Wed, Feb 21, 2024 at 10:56:07AM +0530, Manivannan Sadhasivam wrote: > On Tue, Feb 20, 2024 at 08:41:25AM +0100, Johan Hovold wrote: > > On Fri, Feb 16, 2024 at 10:24:06PM +0530, Manivannan Sadhasivam wrote: > > > msi-map-mask is definitely needed as it would allow all the devices under the > > > same bus to reuse the MSI identifier. Currently, excluding this property will > > > not cause any issue since there is a single device under each bus. But we cannot > > > assume that is going to be the case on all boards. > > > > Are you saying that there is never a use case for an identity mapping? > > Just on Qualcomm hardware or in general? > > > > It looks like we have a fairly large number of mainline devicetrees that > > do use an identity mapping here (i.e. do not specify 'msi-map-mask') and > > the binding document also has an explicit example of this. > > > > Documentation/devicetree/bindings/pci/pci-msi.txt > > I don't know how other platforms supposed to work without this property for more > than one devices. Maybe they were not tested enough? Seems a bit far fetched since it's also an example in the binding. In fact, only the two Qualcomm platforms that you added 'msi-map-mask' for use it. > But for sure, Qcom SoCs require either per device MSI identifier or > msi-map-mask. But isn't the mapping set up by the boot firmware and can differ between platforms? The mapping on sc8280xp looks quite different from sm8450/sm8650: msi-map = <0x0 &gic_its 0x5981 0x1>, <0x100 &gic_its 0x5980 0x1>; msi-map-mask = <0xff00>; Here it's obvious that the mask is needed, whereas for sc8280xp: msi-map = <0x0 &its 0xa0000 0x10000>; it's not obvious what the mask should be. In fact, it looks like Qualcomm intended a linear mapping here as the length is 0x10000 and they left out the mask. And after digging through the X13s ACPI tables, this is indeed how the hardware is configured, which means that we should not use a 'msi-map-mask' property for sc8280xp and that this patch is correct. Johan
On Wed, Feb 21, 2024 at 11:30:58AM +0100, Johan Hovold wrote: > On Wed, Feb 21, 2024 at 10:56:07AM +0530, Manivannan Sadhasivam wrote: > > On Tue, Feb 20, 2024 at 08:41:25AM +0100, Johan Hovold wrote: > > > On Fri, Feb 16, 2024 at 10:24:06PM +0530, Manivannan Sadhasivam wrote: > > > > > msi-map-mask is definitely needed as it would allow all the devices under the > > > > same bus to reuse the MSI identifier. Currently, excluding this property will > > > > not cause any issue since there is a single device under each bus. But we cannot > > > > assume that is going to be the case on all boards. > > > > > > Are you saying that there is never a use case for an identity mapping? > > > Just on Qualcomm hardware or in general? > > > > > > It looks like we have a fairly large number of mainline devicetrees that > > > do use an identity mapping here (i.e. do not specify 'msi-map-mask') and > > > the binding document also has an explicit example of this. > > > > > > Documentation/devicetree/bindings/pci/pci-msi.txt > > > > I don't know how other platforms supposed to work without this property for more > > than one devices. Maybe they were not tested enough? > > Seems a bit far fetched since it's also an example in the binding. > > In fact, only the two Qualcomm platforms that you added 'msi-map-mask' > for use it. > > > But for sure, Qcom SoCs require either per device MSI identifier or > > msi-map-mask. > > But isn't the mapping set up by the boot firmware and can differ between > platforms? > > The mapping on sc8280xp looks quite different from sm8450/sm8650: > > msi-map = <0x0 &gic_its 0x5981 0x1>, > <0x100 &gic_its 0x5980 0x1>; > msi-map-mask = <0xff00>; > > Here it's obvious that the mask is needed, whereas for sc8280xp: > > msi-map = <0x0 &its 0xa0000 0x10000>; > > it's not obvious what the mask should be. In fact, it looks like > Qualcomm intended a linear mapping here as the length is 0x10000 and > they left out the mask. > > And after digging through the X13s ACPI tables, this is indeed how the > hardware is configured, which means that we should not use a > 'msi-map-mask' property for sc8280xp and that this patch is correct. > Right. Confirmed the same with the hw team. On Qcom SoCs ITS mapping is relatively similar to SMMU stream IDs. So on SM8450 and other mobile targets making use of SMMUv2, only 128 SIDs are available, hence only 128 MSI identifiers. But on SC8280XP and other similar ones, SMMUv3 is used, so there are 65536 SIDs available and also the MSI identifiers. So yes, this SoC indeed supports linear mapping of MSI identifiers and so the mask is not required. Thanks! - Mani
diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie.yaml index 5eda4e72f681..b28517047db2 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.yaml @@ -146,7 +146,6 @@ anyOf: - "#interrupt-cells" - required: - msi-map - - msi-map-mask allOf: - $ref: /schemas/pci/pci-bus.yaml#