Message ID | 20221123091957.75967-1-randy.li@synaptics.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp2681020wrr; Wed, 23 Nov 2022 01:21:31 -0800 (PST) X-Google-Smtp-Source: AA0mqf5RCfuaQFxVlUnCR740whNrA5xhQrQRQ0TaiauqafKFla4Bc7CtvhiQyG4H4myuMAqZQYmK X-Received: by 2002:a05:6a00:2396:b0:56c:318a:f808 with SMTP id f22-20020a056a00239600b0056c318af808mr10641044pfc.11.1669195290793; Wed, 23 Nov 2022 01:21:30 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1669195290; cv=pass; d=google.com; s=arc-20160816; b=mFChLK8TZUgcGYUmkncOYiAFcTBMN8zHCafj0yPKafbw1YLNYJPm5U0SCBRnH7clgz vfUFJGwKVcNyQoLUw4WDQCM5HQCbb+m6QSxhfbSmfDFGinL1ZoITw4H7erUzEtYm2iJo WohYlrak01rrA8tToeDAFTmV0K+nmrrE59GtEtVDBCWNESKVQ2xkoJkMy+kW6MnQeCQK 6RmEgggRYtnSvRHI+avulMja7tBDYzOCsFjBCv9A5h2lrtELp6Z1YHi9Z1UO2Q9WoGmI o2A4CLZ8S2n1jVyV4ZwBuX4u8Tpi53Bi+GS1peJQu0ETfPZ2fufNTG07KcE5fHmJiKHq JJUQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding :message-id:date:subject:cc:to:from:dkim-signature; bh=V9nxb7J9kIIeH/n/FLXw3QUOA6jjKpMU+gpq28t8f7c=; b=iEumnsA5ipzSt4HXHK+5ssukjYtbY24NdkwwI7c3svjfs2dvYCvbI0LB0WsrmqmSpy ote1AmnfcLK0qiBMD7tZrZ23kr0bTa8YCBPG2bFYhkU0966q8NC9pzGMn/AacD28zyrr 8SHLN76snsQN4nb9vLYOyDaKpEtrZDs0NUfGzhQ5OqdUZXp0XOjavyEmrVDu5KCG7Bvo ewdDe8QEdi5L2CuHbo4XZ9zuR5+fm4j8co7jK+KCYj+o8fne5Ish0f7ZdqNgVy1QNfG7 5g1HrJJfS9kwSjRpciE87Wao+H0rrTejUR0KJ2D5c0lPxlqEodUBOXh6QQRIEjv6vBlD JMcw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@Synaptics.onmicrosoft.com header.s=selector2-Synaptics-onmicrosoft-com header.b="U/ZiurlU"; arc=pass (i=1 spf=pass spfdomain=synaptics.com dkim=pass dkdomain=synaptics.com dmarc=pass fromdomain=synaptics.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=synaptics.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q18-20020a056a00151200b0056771c032f4si562671pfu.28.2022.11.23.01.21.18; Wed, 23 Nov 2022 01:21:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@Synaptics.onmicrosoft.com header.s=selector2-Synaptics-onmicrosoft-com header.b="U/ZiurlU"; arc=pass (i=1 spf=pass spfdomain=synaptics.com dkim=pass dkdomain=synaptics.com dmarc=pass fromdomain=synaptics.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=synaptics.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237340AbiKWJVE (ORCPT <rfc822;cjcooper78@gmail.com> + 99 others); Wed, 23 Nov 2022 04:21:04 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36188 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237417AbiKWJUi (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 23 Nov 2022 04:20:38 -0500 Received: from NAM02-DM3-obe.outbound.protection.outlook.com (mail-dm3nam02on2062.outbound.protection.outlook.com [40.107.95.62]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 744108FE74; Wed, 23 Nov 2022 01:20:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Y/7MSF+96YqP3yqWbDbZY/l4j8tQu8Zegy7g853avB0Ji+fnEOV3h6WySqAV2aU9Q0XJp8+Y2gU1c153AUGG4Us7IUHA5suRIHheyzSzfzZOZ2qo/LgmOi8Z2SQ7Vnzpnsacphu/stOWjOBBJzh2oa9ejb4wZ2Kf5Nw3b7Q2Dra7paeAvait33QUndDvKLjQL0MstUsluGqgxllUfTAV12pU2CNIO8isOg+fnn2xom5jQrI5nrZ1/YIDkfRRQXAX+/mwvVw4R+fIjm7AHNUrYaS1oQaKsbGuLyP58y/4b59RgF6cD9brOIWI2zpM5cIWs8AKI+KceacVTiDYsr5QaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=V9nxb7J9kIIeH/n/FLXw3QUOA6jjKpMU+gpq28t8f7c=; b=bqf3nasCKvhwDJ6AHLlT9/QoSBhuSLuow3iM1vUBV7Bo9xJOKG8fjTnt2nlJa9M9/GrtUgn/HIIt50mtuKIQr3icS/PNLEYZPM581WFt6bvo1WDd7DP4fQS39FHKFSRc1c+iK3zJkKJMT0UrOiilqK14cAPtAE0jfggplfDF96ESat+1HCXSxMjEeCFOGAAH3viYcoAub5SvSFNCoQMNym2j22/yNUIbSw4S1Lbkf9h9HKDE1R6zyUl2Xej0XFzWHLFzgze/ohKd3M+RWp90kV5nMbN55KpbZlUobwOUXd1P3KfPTueoBaVMYns7yNH3WA+UNUuEx8Iw2+cUxgrU6Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=synaptics.com; dmarc=pass action=none header.from=synaptics.com; dkim=pass header.d=synaptics.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Synaptics.onmicrosoft.com; s=selector2-Synaptics-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=V9nxb7J9kIIeH/n/FLXw3QUOA6jjKpMU+gpq28t8f7c=; b=U/ZiurlUqIfgnjSNfoDlCnIpzIrXdAcAw9XpVmcwuXnDQmmXXnlp28R/16B7G1hftdEcQlEq3oXWMz1qH0NG0WeXXK3GRH46YfxtVaMXHCSWHavIHtneBGGnlFx4ml5rdW8DK0BgBgAbu5oT7P1CUE7Heyzr+9ntSeUBLv7iHIo= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=synaptics.com; Received: from DM6PR03MB5196.namprd03.prod.outlook.com (2603:10b6:5:24a::19) by CO1PR03MB5682.namprd03.prod.outlook.com (2603:10b6:303:94::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Wed, 23 Nov 2022 09:20:34 +0000 Received: from DM6PR03MB5196.namprd03.prod.outlook.com ([fe80::a132:66d9:ed0f:e5c1]) by DM6PR03MB5196.namprd03.prod.outlook.com ([fe80::a132:66d9:ed0f:e5c1%6]) with mapi id 15.20.5834.015; Wed, 23 Nov 2022 09:20:34 +0000 From: Hsia-Jun Li <randy.li@synaptics.com> To: dri-devel@lists.freedesktop.org Cc: airlied@linux.ie, daniel@ffwll.ch, ezequiel@vanguardiasur.com.ar, helen.koike@collabora.com, jszhang@kernel.org, laurent.pinchart@ideasonboard.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, maarten.lankhorst@linux.intel.com, mchehab@kernel.org, mripard@kernel.org, nicolas@ndufresne.ca, ribalda@chromium.org, sakari.ailus@linux.intel.com, sebastian.hesselbarth@gmail.com, tfiga@chromium.org, tzimmermann@suse.de, ayaka@soulik.info, "Hsia-Jun(Randy) Li" <randy.li@synaptics.com> Subject: [PATCH v4] drm/fourcc: Add Synaptics VideoSmart tiled modifiers Date: Wed, 23 Nov 2022 17:19:57 +0800 Message-Id: <20221123091957.75967-1-randy.li@synaptics.com> X-Mailer: git-send-email 2.37.3 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: SJ0PR13CA0053.namprd13.prod.outlook.com (2603:10b6:a03:2c2::28) To DM6PR03MB5196.namprd03.prod.outlook.com (2603:10b6:5:24a::19) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6PR03MB5196:EE_|CO1PR03MB5682:EE_ X-MS-Office365-Filtering-Correlation-Id: 614fc8ce-3403-4f5f-8e02-08dacd33f858 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: uHLhaFLCZGgmIKGmrAnLN8fqtFGcO755GSriGlXJPlY3XLSbBaOEWk/EWX9Qy2o5B8LCWhgcgBNIcxlPwV9jfVZtwOa1B8Rpnc0wJ+MQJoN0ItZ8HWi9uEpJhuCGAJZPlBOFs1bjOX4f6EaRHsaUjgv4ZcxZtnx9W2EEBqNbXj9jng+dfcHf0lhMPZhkIJF8R2dSRHeLS4aL45Lx00K9tS+N1v5R+X0yqhdRgrZy1WRkt6Vhzj1NVPHs7vYCF+cPO2luW2mYNfGPxShJPuLswBq8AzFq+c3F5t35g8x52ORJ/lzYsQrc1UaFf3IXXgPO5FyknwHeuBPtp0Puohk7fI4JlS/YisJua2oZ1XzxLygZhjNY0DWmhACdnHx5jCo4oeqmUbV2cVclBC/La2nViBHHlBkE+yMi8S3w6SXnUsab3KzPuNDDaYD0550xjkbWz2cvl1zUrUjVaxZQ698hSYMml7FvsuSZomd+89pq54VBwBuWQwC0LJIK3z0J3RyDZzdMFMJjI+7fZD/1VB0ipQLHx896lP7bAb5HoDjPVa5ecDjdASTmQutdYhnEUfPp5siO8cZn33USsX5hwc5PaP/k50xIgK552Q/YdZfwlq/P2pw+iXmWtkyVZMyjnYRAOxB4BTP7i5UodeAPt3egj59CBrJ0f5+zW58b0WzwsZBq8zw6vu7uC/7A2fmBMQ9EAQPlgyYaPPIzDv8hLPd9ww== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM6PR03MB5196.namprd03.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(366004)(376002)(39860400002)(136003)(346002)(396003)(451199015)(36756003)(2906002)(5660300002)(316002)(8936002)(66476007)(86362001)(186003)(2616005)(66556008)(6916009)(7416002)(83380400001)(4326008)(478600001)(26005)(6512007)(66946007)(1076003)(6486002)(8676002)(107886003)(6666004)(38350700002)(38100700002)(52116002)(6506007)(41300700001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: n83cspczHNFfpPWJ5MUqfoc7TN7P408GwPlIUfWgk+rdStSe6bAGD13iBJTrhMoPXHj1gVxafncv5gbRPVS/Y7AJH50DfplTAZiUqlN1ZqVSfzBCZDT5Z7ZFQgkvcf2l14q4b3C/33rQefv+QkZTuCQAKMJA2Q2qh+GB/zyKHp9BMegv2nmQ7fTh6rHYdisbanAti7EfendrjT1b2x7SdS8fuXkk7nIZWCRec+8VR2s0pZig1ROiQ9cqplYvVIxxUbSOe0C0dGIwEzl7qLvChjNKjtUdLN+zjnm49vmsaChZubLch5tv6VtnydUqADRD/pnOF6x/W/7Rn/bVRrczVBKQoH+15WtLpSfn4c0o0kRrJcESO4Du/ZR/upz/CuMvftsrLUurVcV0M3PblY9XSfwSu6aA8ivaaGhDLaM6TtTsEZwGG7gJ+0Uz9DJS6xIRn9C3E81q43/ioPTZmcDp1n7wy7cF+EmPcb4FWY+fadtIXjHVXEOgT0X4Jghmb/3nPfLAV8lQhQw+CN1scYElCAR6N8/MJbc1SXw0zvqCed1NX2Orh+acS1lrcQXxigC67vYxU88od6i9bMsTRIReubO6hTsE+lli3Z2rrGhHI3DcDHSGs+Xnz5PsNRc6t+yLS3otpUkdRuRT3jO8LMUib60WwWVo3adocELl106ta2s+4Ou2ZA4IcJrqlAO+hzrwxOSwHSI01DZGWajSeWAFPYX38K6BE7ZMs5W8h3EclqxHToS2/hetg7m4YG8UdgQOuqsx2dG840Ca0f51o9SI1HEZiNcUwlt77th8kQ2sjhe9RP8UYmINPuopCRtxcb+r8y9CpKMmzT443tAyafINyAHUy64mCdUI13zPMiL6w0ShCcoMya+KEuA1rfKwIakbKpS2mTHHW2bzmwUdKPVk5Q8Ibcj1+cqf6SRVoxKibYUJCBT+K6rBv02R5Q7J7Jz8CT0CxS6GbS5Y07ptvDzrMROtICBAWqI0Wq14Wg+LMMq1FFsiFIgtTb2GvkaGUgy2sYwBWupYWuN8IYDhdCpJ8acCHS3T871QQBNkYJSuVdh7J+zkJC2UCWhc6LaBVqVDPYlUbNOMfDdLmejAlv2kzULLxu8EmHcGvI3ElwELcHGcZaJHVs2wG/bsk52mRZbWEwgrPqdeojgzLVh/8GTMhqgbyVOF0wst0DEcjmck4ghtYkCceZIRpqYb0CZoaYDK90DInll/oEWQi3I9xQaUSODrv1IbX4JGHvnyey4LdCoSmsVoK2G0a5M4++bS5s5k88s03HPWDheiB51feSJf0AuGcrnn+24RT40NUXXbxpLXtFc0x1luhnt97+hEnKUrg8Qlq/UFAYO5zRHjR8KoGn1kuPuevA9Dm4Bo6N70zT8wwT44LDYTYZL6KXz/9DOya45s59zMJoL5p5XLJ5hMIIo7+NYOzwlAgfBgSIO3N3RarJp3qZ71BLi6M29bIhgCuebLS2vztC6YvNvcp4cu/SZXj7i9AP48+fHahMZY4bPYJQ2tofbf2W/v6NJ0A6+aEXfFaeVtxXbLHJDWGvgLBnWhbdKTadUXYviHWOjGixUOAUXtNd7MD0YKtwjdVQ/j X-OriginatorOrg: synaptics.com X-MS-Exchange-CrossTenant-Network-Message-Id: 614fc8ce-3403-4f5f-8e02-08dacd33f858 X-MS-Exchange-CrossTenant-AuthSource: DM6PR03MB5196.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Nov 2022 09:20:34.3672 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 335d1fbc-2124-4173-9863-17e7051a2a0e X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: UUAVmx351ZAIgStjztlRHUwi9bUBgWPLKlOVz8ng/T/8xZnnI+Jyum/fD3NhiSan1zNAWwiTKK10f+tx4H/CVQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR03MB5682 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750278121174558780?= X-GMAIL-MSGID: =?utf-8?q?1750278121174558780?= |
Series |
[v4] drm/fourcc: Add Synaptics VideoSmart tiled modifiers
|
|
Commit Message
Hsia-Jun Li
Nov. 23, 2022, 9:19 a.m. UTC
From: "Hsia-Jun(Randy) Li" <randy.li@synaptics.com> Memory Traffic Reduction(MTR) is a module in Synaptics VideoSmart platform could process lossless compression image and cache the tile memory line. Those modifiers only record the parameters would effort pixel layout or memory layout. Whether physical memory page mapping is used is not a part of format. We would allocate the same size of memory for uncompressed and compressed luma and chroma data, while the compressed buffer would request two extra planes holding the metadata for the decompression. Signed-off-by: Hsia-Jun(Randy) Li <randy.li@synaptics.com> --- include/uapi/drm/drm_fourcc.h | 75 +++++++++++++++++++++++++++++++++++ 1 file changed, 75 insertions(+)
Comments
On Wed, Nov 23, 2022 at 05:19:57PM +0800, Hsia-Jun Li wrote: > From: "Hsia-Jun(Randy) Li" <randy.li@synaptics.com> > > Memory Traffic Reduction(MTR) is a module in Synaptics > VideoSmart platform could process lossless compression image > and cache the tile memory line. > > Those modifiers only record the parameters would effort pixel > layout or memory layout. Whether physical memory page mapping > is used is not a part of format. > > We would allocate the same size of memory for uncompressed > and compressed luma and chroma data, while the compressed buffer > would request two extra planes holding the metadata for > the decompression. > > Signed-off-by: Hsia-Jun(Randy) Li <randy.li@synaptics.com> > --- > include/uapi/drm/drm_fourcc.h | 75 +++++++++++++++++++++++++++++++++++ > 1 file changed, 75 insertions(+) > > diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h > index bc056f2d537d..ca0b4ca70b36 100644 > --- a/include/uapi/drm/drm_fourcc.h > +++ b/include/uapi/drm/drm_fourcc.h > @@ -407,6 +407,7 @@ extern "C" { > #define DRM_FORMAT_MOD_VENDOR_ARM 0x08 > #define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09 > #define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a > +#define DRM_FORMAT_MOD_VENDOR_SYNAPTICS 0x0b Any users in the mainline tree? > > /* add more to the end as needed */ > > @@ -1507,6 +1508,80 @@ drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier) > #define AMD_FMT_MOD_CLEAR(field) \ > (~((__u64)AMD_FMT_MOD_##field##_MASK << AMD_FMT_MOD_##field##_SHIFT)) > > +/* > + * Synaptics VideoSmart modifiers > + * > + * Tiles could be arranged in Groups of Tiles (GOTs), it is a small tile > + * within a tile. GOT size and layout varies based on platform and > + * performance concern. When the compression is applied, it is possible > + * that we would have two tile type in the GOT, these parameters can't > + * tell the secondary tile type. > + * > + * Besides, an 8 size 4 bytes arrary (32 bytes) would be need to store > + * some compression parameters for a compression meta data plane. > + * > + * Macro > + * Bits Param Description > + * ---- ----- ----------------------------------------------------------------- > + * > + * 7:0 f Scan direction description. > + * > + * 0 = Invalid > + * 1 = V4, the scan would always start from vertical for 4 pixel > + * then move back to the start pixel of the next horizontal > + * direction. > + * 2 = Reserved for future use. > + * > + * 15:8 m The times of pattern repeat in the right angle direction from > + * the first scan direction. > + * > + * 19:16 p The padding bits after the whole scan, could be zero. > + * > + * 20:20 g GOT packing flag. > + * > + * 23:21 - Reserved for future use. Must be zero. > + * > + * 27:24 h log2(horizontal) of bytes, in GOTs. > + * > + * 31:28 v log2(vertical) of bytes, in GOTs. > + * > + * 35:32 - Reserved for future use. Must be zero. > + * > + * 36:36 c Compression flag. > + * > + * 55:37 - Reserved for future use. Must be zero. > + * > + */ > + > +#define DRM_FORMAT_MOD_SYNA_V4_TILED fourcc_mod_code(SYNAPTICS, 1) > + > +#define DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(f, m, p, g, h, v, c) \ > + fourcc_mod_code(SYNAPTICS, ((__u64)((f) & 0xff) | \ > + ((__u64)((m) & 0xff) << 8) | \ > + ((__u64)((p) & 0xf) << 16) | \ > + ((__u64)((g) & 0x1) << 20) | \ > + ((__u64)((h) & 0xf) << 24) | \ > + ((__u64)((v) & 0xf) << 28) | \ > + ((__u64)((c) & 0x1) << 36))) > + > +#define DRM_FORMAT_MOD_SYNA_V4H1 \ > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 0, 0, 0, 0) > + > +#define DRM_FORMAT_MOD_SYNA_V4H3P8 \ > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 0, 0, 0, 0) > + > +#define DRM_FORMAT_MOD_SYNA_V4H1_64L4_COMPRESSED \ > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 6, 2, 1) > + > +#define DRM_FORMAT_MOD_SYNA_V4H3P8_64L4_COMPRESSED \ > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 6, 2, 1) > + > +#define DRM_FORMAT_MOD_SYNA_V4H1_128L128_COMPRESSED \ > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 7, 7, 1) > + > +#define DRM_FORMAT_MOD_SYNA_V4H3P8_128L128_COMPRESSED \ > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 7, 7, 1) > + > #if defined(__cplusplus) > } > #endif > -- > 2.17.1 >
On Wed, Nov 23, 2022 at 10:58:11PM +0800, Jisheng Zhang wrote: > On Wed, Nov 23, 2022 at 05:19:57PM +0800, Hsia-Jun Li wrote: > > From: "Hsia-Jun(Randy) Li" <randy.li@synaptics.com> > > > > Memory Traffic Reduction(MTR) is a module in Synaptics > > VideoSmart platform could process lossless compression image > > and cache the tile memory line. > > > > Those modifiers only record the parameters would effort pixel > > layout or memory layout. Whether physical memory page mapping > > is used is not a part of format. > > > > We would allocate the same size of memory for uncompressed > > and compressed luma and chroma data, while the compressed buffer > > would request two extra planes holding the metadata for > > the decompression. > > > > Signed-off-by: Hsia-Jun(Randy) Li <randy.li@synaptics.com> > > --- > > include/uapi/drm/drm_fourcc.h | 75 +++++++++++++++++++++++++++++++++++ > > 1 file changed, 75 insertions(+) > > > > diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h > > index bc056f2d537d..ca0b4ca70b36 100644 > > --- a/include/uapi/drm/drm_fourcc.h > > +++ b/include/uapi/drm/drm_fourcc.h > > @@ -407,6 +407,7 @@ extern "C" { > > #define DRM_FORMAT_MOD_VENDOR_ARM 0x08 > > #define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09 > > #define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a > > +#define DRM_FORMAT_MOD_VENDOR_SYNAPTICS 0x0b > > Any users in the mainline tree? Note that drm_fourcc.h serves as the vendor-neutral registry for these numbers, and they're referenced in both gl and vk extensions. So this is the one case where we do _not_ require in-kernel users or open source userspace. If there is someone interested in an in-kernel or open userspace driver though it would be really great to have their acks before merging. Just to make sure that the modifiers will work with both upstream and downstream driver stacks. I just realized that we've failed to document this, I'll type up a patch. -Daniel > > > > > /* add more to the end as needed */ > > > > @@ -1507,6 +1508,80 @@ drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier) > > #define AMD_FMT_MOD_CLEAR(field) \ > > (~((__u64)AMD_FMT_MOD_##field##_MASK << AMD_FMT_MOD_##field##_SHIFT)) > > > > +/* > > + * Synaptics VideoSmart modifiers > > + * > > + * Tiles could be arranged in Groups of Tiles (GOTs), it is a small tile > > + * within a tile. GOT size and layout varies based on platform and > > + * performance concern. When the compression is applied, it is possible > > + * that we would have two tile type in the GOT, these parameters can't > > + * tell the secondary tile type. > > + * > > + * Besides, an 8 size 4 bytes arrary (32 bytes) would be need to store > > + * some compression parameters for a compression meta data plane. > > + * > > + * Macro > > + * Bits Param Description > > + * ---- ----- ----------------------------------------------------------------- > > + * > > + * 7:0 f Scan direction description. > > + * > > + * 0 = Invalid > > + * 1 = V4, the scan would always start from vertical for 4 pixel > > + * then move back to the start pixel of the next horizontal > > + * direction. > > + * 2 = Reserved for future use. > > + * > > + * 15:8 m The times of pattern repeat in the right angle direction from > > + * the first scan direction. > > + * > > + * 19:16 p The padding bits after the whole scan, could be zero. > > + * > > + * 20:20 g GOT packing flag. > > + * > > + * 23:21 - Reserved for future use. Must be zero. > > + * > > + * 27:24 h log2(horizontal) of bytes, in GOTs. > > + * > > + * 31:28 v log2(vertical) of bytes, in GOTs. > > + * > > + * 35:32 - Reserved for future use. Must be zero. > > + * > > + * 36:36 c Compression flag. > > + * > > + * 55:37 - Reserved for future use. Must be zero. > > + * > > + */ > > + > > +#define DRM_FORMAT_MOD_SYNA_V4_TILED fourcc_mod_code(SYNAPTICS, 1) > > + > > +#define DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(f, m, p, g, h, v, c) \ > > + fourcc_mod_code(SYNAPTICS, ((__u64)((f) & 0xff) | \ > > + ((__u64)((m) & 0xff) << 8) | \ > > + ((__u64)((p) & 0xf) << 16) | \ > > + ((__u64)((g) & 0x1) << 20) | \ > > + ((__u64)((h) & 0xf) << 24) | \ > > + ((__u64)((v) & 0xf) << 28) | \ > > + ((__u64)((c) & 0x1) << 36))) > > + > > +#define DRM_FORMAT_MOD_SYNA_V4H1 \ > > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 0, 0, 0, 0) > > + > > +#define DRM_FORMAT_MOD_SYNA_V4H3P8 \ > > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 0, 0, 0, 0) > > + > > +#define DRM_FORMAT_MOD_SYNA_V4H1_64L4_COMPRESSED \ > > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 6, 2, 1) > > + > > +#define DRM_FORMAT_MOD_SYNA_V4H3P8_64L4_COMPRESSED \ > > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 6, 2, 1) > > + > > +#define DRM_FORMAT_MOD_SYNA_V4H1_128L128_COMPRESSED \ > > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 7, 7, 1) > > + > > +#define DRM_FORMAT_MOD_SYNA_V4H3P8_128L128_COMPRESSED \ > > + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 7, 7, 1) > > + > > #if defined(__cplusplus) > > } > > #endif > > -- > > 2.17.1 > >
> On Nov 24, 2022, at 12:42 AM, Daniel Vetter <daniel@ffwll.ch> wrote: > > On Wed, Nov 23, 2022 at 10:58:11PM +0800, Jisheng Zhang wrote: >>> On Wed, Nov 23, 2022 at 05:19:57PM +0800, Hsia-Jun Li wrote: >>> From: "Hsia-Jun(Randy) Li" <randy.li@synaptics.com> >>> Memory Traffic Reduction(MTR) is a module in Synaptics >>> VideoSmart platform could process lossless compression image >>> and cache the tile memory line. >>> Those modifiers only record the parameters would effort pixel >>> layout or memory layout. Whether physical memory page mapping >>> is used is not a part of format. >>> We would allocate the same size of memory for uncompressed >>> and compressed luma and chroma data, while the compressed buffer >>> would request two extra planes holding the metadata for >>> the decompression. >>> Signed-off-by: Hsia-Jun(Randy) Li <randy.li@synaptics.com> >>> --- >>> include/uapi/drm/drm_fourcc.h | 75 +++++++++++++++++++++++++++++++++++ >>> 1 file changed, 75 insertions(+) >>> diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h >>> index bc056f2d537d..ca0b4ca70b36 100644 >>> --- a/include/uapi/drm/drm_fourcc.h >>> +++ b/include/uapi/drm/drm_fourcc.h >>> @@ -407,6 +407,7 @@ extern "C" { >>> #define DRM_FORMAT_MOD_VENDOR_ARM 0x08 >>> #define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09 >>> #define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a >>> +#define DRM_FORMAT_MOD_VENDOR_SYNAPTICS 0x0b >> Any users in the mainline tree? Not yet. I believe a V4L2 codec would be the first one. Still there are many patches are requested for v4l2 which currently does not support format modifier. You could find discussion in linux media list. This does need the agreement from drm maintainers, three of us tend to drop the pixel formats in video4linux2.h only keeping those codec formats in new extended v4l2 format negotiation interface. All the pixel formats should go to drm_fourcc.h while we can’t decide how to present those hardware requests contiguous memory. We don’t bring those NV12M into drm_fourcc.h, we hate that. > Note that drm_fourcc.h serves as the vendor-neutral registry for these > numbers, and they're referenced in both gl and vk extensions. So this is > the one case where we do _not_ require in-kernel users or open source > userspace. > The first user for these pixel formats would be the software pixel reader for Gstreamer, I am planning to add the unpacker for the two uncompressed pixel formats. > If there is someone interested in an in-kernel or open userspace driver > though it would be really great to have their acks before merging. Just to > make sure that the modifiers will work with both upstream and downstream > driver stacks. This patch have been reviewed internally, it is good enough to describe our pixel formats. > > I just realized that we've failed to document this, I'll type up a patch. About the format itself, I have sent the document to the mesa, you could find a MR there. > -Daniel > > >>> /* add more to the end as needed */ >>> @@ -1507,6 +1508,80 @@ drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier) >>> #define AMD_FMT_MOD_CLEAR(field) \ >>> (~((__u64)AMD_FMT_MOD_##field##_MASK << AMD_FMT_MOD_##field##_SHIFT)) >>> +/* >>> + * Synaptics VideoSmart modifiers >>> + * >>> + * Tiles could be arranged in Groups of Tiles (GOTs), it is a small tile >>> + * within a tile. GOT size and layout varies based on platform and >>> + * performance concern. When the compression is applied, it is possible >>> + * that we would have two tile type in the GOT, these parameters can't >>> + * tell the secondary tile type. >>> + * >>> + * Besides, an 8 size 4 bytes arrary (32 bytes) would be need to store >>> + * some compression parameters for a compression meta data plane. >>> + * >>> + * Macro >>> + * Bits Param Description >>> + * ---- ----- ----------------------------------------------------------------- >>> + * >>> + * 7:0 f Scan direction description. >>> + * >>> + * 0 = Invalid >>> + * 1 = V4, the scan would always start from vertical for 4 pixel >>> + * then move back to the start pixel of the next horizontal >>> + * direction. >>> + * 2 = Reserved for future use. >>> + * >>> + * 15:8 m The times of pattern repeat in the right angle direction from >>> + * the first scan direction. >>> + * >>> + * 19:16 p The padding bits after the whole scan, could be zero. >>> + * >>> + * 20:20 g GOT packing flag. >>> + * >>> + * 23:21 - Reserved for future use. Must be zero. >>> + * >>> + * 27:24 h log2(horizontal) of bytes, in GOTs. >>> + * >>> + * 31:28 v log2(vertical) of bytes, in GOTs. >>> + * >>> + * 35:32 - Reserved for future use. Must be zero. >>> + * >>> + * 36:36 c Compression flag. >>> + * >>> + * 55:37 - Reserved for future use. Must be zero. >>> + * >>> + */ >>> + >>> +#define DRM_FORMAT_MOD_SYNA_V4_TILED fourcc_mod_code(SYNAPTICS, 1) >>> + >>> +#define DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(f, m, p, g, h, v, c) \ >>> + fourcc_mod_code(SYNAPTICS, ((__u64)((f) & 0xff) | \ >>> + ((__u64)((m) & 0xff) << 8) | \ >>> + ((__u64)((p) & 0xf) << 16) | \ >>> + ((__u64)((g) & 0x1) << 20) | \ >>> + ((__u64)((h) & 0xf) << 24) | \ >>> + ((__u64)((v) & 0xf) << 28) | \ >>> + ((__u64)((c) & 0x1) << 36))) >>> + >>> +#define DRM_FORMAT_MOD_SYNA_V4H1 \ >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 0, 0, 0, 0) >>> + >>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8 \ >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 0, 0, 0, 0) >>> + >>> +#define DRM_FORMAT_MOD_SYNA_V4H1_64L4_COMPRESSED \ >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 6, 2, 1) >>> + >>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8_64L4_COMPRESSED \ >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 6, 2, 1) >>> + >>> +#define DRM_FORMAT_MOD_SYNA_V4H1_128L128_COMPRESSED \ >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 7, 7, 1) >>> + >>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8_128L128_COMPRESSED \ >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 7, 7, 1) >>> + >>> #if defined(__cplusplus) >>> } >>> #endif >>> -- >>> 2.17.1 > > -- > Daniel Vetter > Software Engineer, Intel Corporation > http://blog.ffwll.ch
On Thu, Nov 24, 2022 at 01:14:48AM +0800, Randy Li wrote: > > > On Nov 24, 2022, at 12:42 AM, Daniel Vetter <daniel@ffwll.ch> wrote: > > > > On Wed, Nov 23, 2022 at 10:58:11PM +0800, Jisheng Zhang wrote: > >>> On Wed, Nov 23, 2022 at 05:19:57PM +0800, Hsia-Jun Li wrote: > >>> From: "Hsia-Jun(Randy) Li" <randy.li@synaptics.com> > >>> Memory Traffic Reduction(MTR) is a module in Synaptics > >>> VideoSmart platform could process lossless compression image > >>> and cache the tile memory line. > >>> Those modifiers only record the parameters would effort pixel > >>> layout or memory layout. Whether physical memory page mapping > >>> is used is not a part of format. > >>> We would allocate the same size of memory for uncompressed > >>> and compressed luma and chroma data, while the compressed buffer > >>> would request two extra planes holding the metadata for > >>> the decompression. > >>> Signed-off-by: Hsia-Jun(Randy) Li <randy.li@synaptics.com> > >>> --- > >>> include/uapi/drm/drm_fourcc.h | 75 +++++++++++++++++++++++++++++++++++ > >>> 1 file changed, 75 insertions(+) > >>> diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h > >>> index bc056f2d537d..ca0b4ca70b36 100644 > >>> --- a/include/uapi/drm/drm_fourcc.h > >>> +++ b/include/uapi/drm/drm_fourcc.h > >>> @@ -407,6 +407,7 @@ extern "C" { > >>> #define DRM_FORMAT_MOD_VENDOR_ARM 0x08 > >>> #define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09 > >>> #define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a > >>> +#define DRM_FORMAT_MOD_VENDOR_SYNAPTICS 0x0b > >> Any users in the mainline tree? > Not yet. I believe a V4L2 codec would be the first one. > Still there are many patches are requested for v4l2 which currently does > not support format modifier. You could find discussion in linux media > list. > > This does need the agreement from drm maintainers, three of us tend to > drop the pixel formats in video4linux2.h only keeping those codec > formats in new extended v4l2 format negotiation interface. All the pixel > formats should go to drm_fourcc.h while we can’t decide how to present > those hardware requests contiguous memory. Uh no. These enums are maintained in drm_fourcc.h, by drm maintainers. You _cannot_ mix them up with the fourcc enums that video4linux2.h has, that's a completely different enum space because fourcc codes are _not_ a standard. Please do not ever mix up drm_fourcc format modifiers with v4l2 fourcc codes, that will result in complete chaos. There's a reason why there's only one authoritative source for these. > We don’t bring those NV12M into drm_fourcc.h, we hate that. > > Note that drm_fourcc.h serves as the vendor-neutral registry for these > > numbers, and they're referenced in both gl and vk extensions. So this is > > the one case where we do _not_ require in-kernel users or open source > > userspace. > > > The first user for these pixel formats would be the software pixel reader for Gstreamer, I am planning to add the unpacker for the two uncompressed pixel formats. > > If there is someone interested in an in-kernel or open userspace driver > > though it would be really great to have their acks before merging. Just to > > make sure that the modifiers will work with both upstream and downstream > > driver stacks. > This patch have been reviewed internally, it is good enough to describe our pixel formats. > > > > I just realized that we've failed to document this, I'll type up a patch. > > About the format itself, I have sent the document to the mesa, you could find a MR there. Please include the link to that MR in the patch description. -Daniel > > -Daniel > > > > > >>> /* add more to the end as needed */ > >>> @@ -1507,6 +1508,80 @@ drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier) > >>> #define AMD_FMT_MOD_CLEAR(field) \ > >>> (~((__u64)AMD_FMT_MOD_##field##_MASK << AMD_FMT_MOD_##field##_SHIFT)) > >>> +/* > >>> + * Synaptics VideoSmart modifiers > >>> + * > >>> + * Tiles could be arranged in Groups of Tiles (GOTs), it is a small tile > >>> + * within a tile. GOT size and layout varies based on platform and > >>> + * performance concern. When the compression is applied, it is possible > >>> + * that we would have two tile type in the GOT, these parameters can't > >>> + * tell the secondary tile type. > >>> + * > >>> + * Besides, an 8 size 4 bytes arrary (32 bytes) would be need to store > >>> + * some compression parameters for a compression meta data plane. > >>> + * > >>> + * Macro > >>> + * Bits Param Description > >>> + * ---- ----- ----------------------------------------------------------------- > >>> + * > >>> + * 7:0 f Scan direction description. > >>> + * > >>> + * 0 = Invalid > >>> + * 1 = V4, the scan would always start from vertical for 4 pixel > >>> + * then move back to the start pixel of the next horizontal > >>> + * direction. > >>> + * 2 = Reserved for future use. > >>> + * > >>> + * 15:8 m The times of pattern repeat in the right angle direction from > >>> + * the first scan direction. > >>> + * > >>> + * 19:16 p The padding bits after the whole scan, could be zero. > >>> + * > >>> + * 20:20 g GOT packing flag. > >>> + * > >>> + * 23:21 - Reserved for future use. Must be zero. > >>> + * > >>> + * 27:24 h log2(horizontal) of bytes, in GOTs. > >>> + * > >>> + * 31:28 v log2(vertical) of bytes, in GOTs. > >>> + * > >>> + * 35:32 - Reserved for future use. Must be zero. > >>> + * > >>> + * 36:36 c Compression flag. > >>> + * > >>> + * 55:37 - Reserved for future use. Must be zero. > >>> + * > >>> + */ > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_V4_TILED fourcc_mod_code(SYNAPTICS, 1) > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(f, m, p, g, h, v, c) \ > >>> + fourcc_mod_code(SYNAPTICS, ((__u64)((f) & 0xff) | \ > >>> + ((__u64)((m) & 0xff) << 8) | \ > >>> + ((__u64)((p) & 0xf) << 16) | \ > >>> + ((__u64)((g) & 0x1) << 20) | \ > >>> + ((__u64)((h) & 0xf) << 24) | \ > >>> + ((__u64)((v) & 0xf) << 28) | \ > >>> + ((__u64)((c) & 0x1) << 36))) > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_V4H1 \ > >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 0, 0, 0, 0) > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8 \ > >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 0, 0, 0, 0) > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_V4H1_64L4_COMPRESSED \ > >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 6, 2, 1) > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8_64L4_COMPRESSED \ > >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 6, 2, 1) > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_V4H1_128L128_COMPRESSED \ > >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 7, 7, 1) > >>> + > >>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8_128L128_COMPRESSED \ > >>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 7, 7, 1) > >>> + > >>> #if defined(__cplusplus) > >>> } > >>> #endif > >>> -- > >>> 2.17.1 > > > > -- > > Daniel Vetter > > Software Engineer, Intel Corporation > > http://blog.ffwll.ch
On 11/24/22 01:27, Daniel Vetter wrote: > CAUTION: Email originated externally, do not click links or open attachments unless you recognize the sender and know the content is safe. > > > On Thu, Nov 24, 2022 at 01:14:48AM +0800, Randy Li wrote: >> >>> On Nov 24, 2022, at 12:42 AM, Daniel Vetter <daniel@ffwll.ch> wrote: >>> >>> On Wed, Nov 23, 2022 at 10:58:11PM +0800, Jisheng Zhang wrote: >>>>> On Wed, Nov 23, 2022 at 05:19:57PM +0800, Hsia-Jun Li wrote: >>>>> From: "Hsia-Jun(Randy) Li" <randy.li@synaptics.com> >>>>> Memory Traffic Reduction(MTR) is a module in Synaptics >>>>> VideoSmart platform could process lossless compression image >>>>> and cache the tile memory line. >>>>> Those modifiers only record the parameters would effort pixel >>>>> layout or memory layout. Whether physical memory page mapping >>>>> is used is not a part of format. >>>>> We would allocate the same size of memory for uncompressed >>>>> and compressed luma and chroma data, while the compressed buffer >>>>> would request two extra planes holding the metadata for >>>>> the decompression. >>>>> Signed-off-by: Hsia-Jun(Randy) Li <randy.li@synaptics.com> >>>>> --- >>>>> include/uapi/drm/drm_fourcc.h | 75 +++++++++++++++++++++++++++++++++++ >>>>> 1 file changed, 75 insertions(+) >>>>> diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h >>>>> index bc056f2d537d..ca0b4ca70b36 100644 >>>>> --- a/include/uapi/drm/drm_fourcc.h >>>>> +++ b/include/uapi/drm/drm_fourcc.h >>>>> @@ -407,6 +407,7 @@ extern "C" { >>>>> #define DRM_FORMAT_MOD_VENDOR_ARM 0x08 >>>>> #define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09 >>>>> #define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a >>>>> +#define DRM_FORMAT_MOD_VENDOR_SYNAPTICS 0x0b >>>> Any users in the mainline tree? >> Not yet. I believe a V4L2 codec would be the first one. >> Still there are many patches are requested for v4l2 which currently does >> not support format modifier. You could find discussion in linux media >> list. >> >> This does need the agreement from drm maintainers, three of us tend to >> drop the pixel formats in video4linux2.h only keeping those codec >> formats in new extended v4l2 format negotiation interface. All the pixel >> formats should go to drm_fourcc.h while we can’t decide how to present >> those hardware requests contiguous memory. > > Uh no. > > These enums are maintained in drm_fourcc.h, by drm maintainers. You > _cannot_ mix them up with the fourcc enums that video4linux2.h has, that's > a completely different enum space because fourcc codes are _not_ a > standard. > Things us in v4l2 try to solve is the those non contiguous memory planes in v4l2, we don’t want to increase them anymore. Besides the values for pixel formats are the same between V4L2 and DRM. > Please do not ever mix up drm_fourcc format modifiers with v4l2 fourcc > codes, that will result in complete chaos. There's a reason why there's > only one authoritative source for these. > In the previous version, it would fail in building, because a driver’s header(ipu-v3) would included both v4l2 and drm. I can’t add another format modifier macro to v4l2. If DRM doesn’t like the idea that v4l2 use the fourcc from DRM, I should inform people about that. >> We don’t bring those NV12M into drm_fourcc.h, we hate that. >>> Note that drm_fourcc.h serves as the vendor-neutral registry for these >>> numbers, and they're referenced in both gl and vk extensions. So this is >>> the one case where we do _not_ require in-kernel users or open source >>> userspace. >>> >> The first user for these pixel formats would be the software pixel reader for Gstreamer, I am planning to add the unpacker for the two uncompressed pixel formats. >>> If there is someone interested in an in-kernel or open userspace driver >>> though it would be really great to have their acks before merging. Just to >>> make sure that the modifiers will work with both upstream and downstream >>> driver stacks. >> This patch have been reviewed internally, it is good enough to describe our pixel formats. >>> >>> I just realized that we've failed to document this, I'll type up a patch. >> >> About the format itself, I have sent the document to the mesa, you could find a MR there. > > Please include the link to that MR in the patch description. mesa !19921 https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/19921 I would like to do that when the document got more reviewed. > -Daniel > >>> -Daniel >>> >>> >>>>> /* add more to the end as needed */ >>>>> @@ -1507,6 +1508,80 @@ drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier) >>>>> #define AMD_FMT_MOD_CLEAR(field) \ >>>>> (~((__u64)AMD_FMT_MOD_##field##_MASK << AMD_FMT_MOD_##field##_SHIFT)) >>>>> +/* >>>>> + * Synaptics VideoSmart modifiers >>>>> + * >>>>> + * Tiles could be arranged in Groups of Tiles (GOTs), it is a small tile >>>>> + * within a tile. GOT size and layout varies based on platform and >>>>> + * performance concern. When the compression is applied, it is possible >>>>> + * that we would have two tile type in the GOT, these parameters can't >>>>> + * tell the secondary tile type. >>>>> + * >>>>> + * Besides, an 8 size 4 bytes arrary (32 bytes) would be need to store >>>>> + * some compression parameters for a compression meta data plane. >>>>> + * >>>>> + * Macro >>>>> + * Bits Param Description >>>>> + * ---- ----- ----------------------------------------------------------------- >>>>> + * >>>>> + * 7:0 f Scan direction description. >>>>> + * >>>>> + * 0 = Invalid >>>>> + * 1 = V4, the scan would always start from vertical for 4 pixel >>>>> + * then move back to the start pixel of the next horizontal >>>>> + * direction. >>>>> + * 2 = Reserved for future use. >>>>> + * >>>>> + * 15:8 m The times of pattern repeat in the right angle direction from >>>>> + * the first scan direction. >>>>> + * >>>>> + * 19:16 p The padding bits after the whole scan, could be zero. >>>>> + * >>>>> + * 20:20 g GOT packing flag. >>>>> + * >>>>> + * 23:21 - Reserved for future use. Must be zero. >>>>> + * >>>>> + * 27:24 h log2(horizontal) of bytes, in GOTs. >>>>> + * >>>>> + * 31:28 v log2(vertical) of bytes, in GOTs. >>>>> + * >>>>> + * 35:32 - Reserved for future use. Must be zero. >>>>> + * >>>>> + * 36:36 c Compression flag. >>>>> + * >>>>> + * 55:37 - Reserved for future use. Must be zero. >>>>> + * >>>>> + */ >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_V4_TILED fourcc_mod_code(SYNAPTICS, 1) >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(f, m, p, g, h, v, c) \ >>>>> + fourcc_mod_code(SYNAPTICS, ((__u64)((f) & 0xff) | \ >>>>> + ((__u64)((m) & 0xff) << 8) | \ >>>>> + ((__u64)((p) & 0xf) << 16) | \ >>>>> + ((__u64)((g) & 0x1) << 20) | \ >>>>> + ((__u64)((h) & 0xf) << 24) | \ >>>>> + ((__u64)((v) & 0xf) << 28) | \ >>>>> + ((__u64)((c) & 0x1) << 36))) >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_V4H1 \ >>>>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 0, 0, 0, 0) >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8 \ >>>>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 0, 0, 0, 0) >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_V4H1_64L4_COMPRESSED \ >>>>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 6, 2, 1) >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8_64L4_COMPRESSED \ >>>>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 6, 2, 1) >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_V4H1_128L128_COMPRESSED \ >>>>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 7, 7, 1) >>>>> + >>>>> +#define DRM_FORMAT_MOD_SYNA_V4H3P8_128L128_COMPRESSED \ >>>>> + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 7, 7, 1) >>>>> + >>>>> #if defined(__cplusplus) >>>>> } >>>>> #endif >>>>> -- >>>>> 2.17.1 >>> >>> -- >>> Daniel Vetter >>> Software Engineer, Intel Corporation >>> https://urldefense.proofpoint.com/v2/url?u=http-3A__blog.ffwll.ch&d=DwIDaQ&c=7dfBJ8cXbWjhc0BhImu8wVIoUFmBzj1s88r8EGyM0UY&r=P4xb2_7biqBxD4LGGPrSV6j-jf3C3xlR7PXU-mLTeZE&m=MGl40tua4_XwHXeBMgk_8hffHo5og9goZOWs0NTaFEOVNt4EnfL6XjISa0JSiK_j&s=FeAOQAovXW3Vm03VKTY8ysPZY5rW-2Jd_vgrxgIgGo0&e= > > -- > Daniel Vetter > Software Engineer, Intel Corporation > https://urldefense.proofpoint.com/v2/url?u=http-3A__blog.ffwll.ch&d=DwIDaQ&c=7dfBJ8cXbWjhc0BhImu8wVIoUFmBzj1s88r8EGyM0UY&r=P4xb2_7biqBxD4LGGPrSV6j-jf3C3xlR7PXU-mLTeZE&m=MGl40tua4_XwHXeBMgk_8hffHo5og9goZOWs0NTaFEOVNt4EnfL6XjISa0JSiK_j&s=FeAOQAovXW3Vm03VKTY8ysPZY5rW-2Jd_vgrxgIgGo0&e=
diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h index bc056f2d537d..ca0b4ca70b36 100644 --- a/include/uapi/drm/drm_fourcc.h +++ b/include/uapi/drm/drm_fourcc.h @@ -407,6 +407,7 @@ extern "C" { #define DRM_FORMAT_MOD_VENDOR_ARM 0x08 #define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09 #define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a +#define DRM_FORMAT_MOD_VENDOR_SYNAPTICS 0x0b /* add more to the end as needed */ @@ -1507,6 +1508,80 @@ drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier) #define AMD_FMT_MOD_CLEAR(field) \ (~((__u64)AMD_FMT_MOD_##field##_MASK << AMD_FMT_MOD_##field##_SHIFT)) +/* + * Synaptics VideoSmart modifiers + * + * Tiles could be arranged in Groups of Tiles (GOTs), it is a small tile + * within a tile. GOT size and layout varies based on platform and + * performance concern. When the compression is applied, it is possible + * that we would have two tile type in the GOT, these parameters can't + * tell the secondary tile type. + * + * Besides, an 8 size 4 bytes arrary (32 bytes) would be need to store + * some compression parameters for a compression meta data plane. + * + * Macro + * Bits Param Description + * ---- ----- ----------------------------------------------------------------- + * + * 7:0 f Scan direction description. + * + * 0 = Invalid + * 1 = V4, the scan would always start from vertical for 4 pixel + * then move back to the start pixel of the next horizontal + * direction. + * 2 = Reserved for future use. + * + * 15:8 m The times of pattern repeat in the right angle direction from + * the first scan direction. + * + * 19:16 p The padding bits after the whole scan, could be zero. + * + * 20:20 g GOT packing flag. + * + * 23:21 - Reserved for future use. Must be zero. + * + * 27:24 h log2(horizontal) of bytes, in GOTs. + * + * 31:28 v log2(vertical) of bytes, in GOTs. + * + * 35:32 - Reserved for future use. Must be zero. + * + * 36:36 c Compression flag. + * + * 55:37 - Reserved for future use. Must be zero. + * + */ + +#define DRM_FORMAT_MOD_SYNA_V4_TILED fourcc_mod_code(SYNAPTICS, 1) + +#define DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(f, m, p, g, h, v, c) \ + fourcc_mod_code(SYNAPTICS, ((__u64)((f) & 0xff) | \ + ((__u64)((m) & 0xff) << 8) | \ + ((__u64)((p) & 0xf) << 16) | \ + ((__u64)((g) & 0x1) << 20) | \ + ((__u64)((h) & 0xf) << 24) | \ + ((__u64)((v) & 0xf) << 28) | \ + ((__u64)((c) & 0x1) << 36))) + +#define DRM_FORMAT_MOD_SYNA_V4H1 \ + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 0, 0, 0, 0) + +#define DRM_FORMAT_MOD_SYNA_V4H3P8 \ + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 0, 0, 0, 0) + +#define DRM_FORMAT_MOD_SYNA_V4H1_64L4_COMPRESSED \ + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 6, 2, 1) + +#define DRM_FORMAT_MOD_SYNA_V4H3P8_64L4_COMPRESSED \ + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 6, 2, 1) + +#define DRM_FORMAT_MOD_SYNA_V4H1_128L128_COMPRESSED \ + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 1, 0, 1, 7, 7, 1) + +#define DRM_FORMAT_MOD_SYNA_V4H3P8_128L128_COMPRESSED \ + DRM_FORMAT_MOD_SYNA_MTR_LINEAR_2D(1, 3, 8, 1, 7, 7, 1) + #if defined(__cplusplus) } #endif