Message ID | 20240131003714.2779593-7-jm@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-45532-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2087:b0:106:209c:c626 with SMTP id gs7csp1589825dyb; Tue, 30 Jan 2024 16:41:08 -0800 (PST) X-Google-Smtp-Source: AGHT+IFumgKOPSl613rpGm5WMJNhDI5Ak88iacLBqJUUlJr5jLySWQBqQGp4eDaQxb3ltubYkxny X-Received: by 2002:a05:620a:4591:b0:783:1b99:6563 with SMTP id bp17-20020a05620a459100b007831b996563mr15457qkb.51.1706661668673; Tue, 30 Jan 2024 16:41:08 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706661668; cv=pass; d=google.com; s=arc-20160816; b=z1El07Z9ljvuaU+j6g4khz43b+yRSqxT6Id0wm9z5jstmOxX/WGTtilqaqvXfoqCJ8 uLBniCNvZ74Vx1vdXSBZBsN5q9Hhf8vy0RB3yVo/ljTx6rwR8BvmiImy6ppvVhZ8txwP WwVZSzULYM8+MgY/2NHLShulOEDf9Zx6C3hlIUD8ugKfUBwNRAhQ3140sUSuo9xYmQwG AjLY5P8izPP+GOfuwaIgCdxVDtgz/qHpUePzcIa+jTJXhAX1rjI6sXWJmOYWKAe5ilbB aScYAHt1/Nrdfp5iR13wmE9FV39sz8/1ASNgXmaVBzEARjqeN8xL9byf3wGd5pwKbrwc u/6w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=xxI57RFhA7r8bRyDm0k+ooGHxeLdKBscUR5KUmBLBy4=; fh=e/OjwVfRM4oqkRe0i564x8efOyKccjVa9DEB35Sf9ds=; b=Iz3soxvKr5/3uk5zsXjjboJye1V7qnh1jOTj62Uog4DfiwfgXXkr4gdvbUfE+bIGIT DESRIcdmrVqhVvQqoMgCpZhvd+NSoqemuZEDeywmJi3dPOnnlkbAsjEmbWLhimmuoNk7 dUCN414T7XAu4630UA7M/Gc47ru5HxQ7XHWf32ANubHXA92rJ2yslCekG2OjA8yHrTJ5 blP1hVLNqBdkqSUYJR6x2QCjAoCcghHXwe8w1xB7P9/8bshXUcCHRCh2pkm4ODKuc5w7 0twXACwSCo4X9767Kq+pxAZh2ww68yXKKVx1BIOatIufnEHcwNGGdsIgZqpfWGUsnZN1 6wNg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=W8eqpP1v; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-45532-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-45532-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com X-Forwarded-Encrypted: i=1; AJvYcCXMWFnwb1f06bpeONIXman+Kngje3+KMmEKDKNDfB29s2lKJR5qkcCvh2VD1yoOtD9tgP28gZ8XUQXsziQFApzLJRH/zA== Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id wg19-20020a05620a569300b0078407b4492fsi3307407qkn.19.2024.01.30.16.41.08 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jan 2024 16:41:08 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-45532-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=W8eqpP1v; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-45532-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-45532-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 613401C20F37 for <ouuuleilei@gmail.com>; Wed, 31 Jan 2024 00:41:08 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 7C22E2A1DF; Wed, 31 Jan 2024 00:37:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="W8eqpP1v" Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F03736D; Wed, 31 Jan 2024 00:37:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706661446; cv=none; b=Xxt9Wqb0QM3nzssrREZ/eQKrUR/B9fkBZga5L18694H1W1FLN87+kzje49s245LpHh1nz5b1HLFalaE5bGf9Vl2/FpfgbRTgf3vKu+AvZEyRtrQXCEztaGovo1lci5IqHbOdgRG7jHVAP5PZik6+IyAPBp26E/lRn0WSR7M6pAA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706661446; c=relaxed/simple; bh=fbGnNeYHC8zY3a1uoZmwZ/hqQ7K+FI4IQ3ndJ0elgpg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=V6SnuMKPPEnPLcP89HSXstvHv/j+D185yVR6UyoOCYKOKeLXwo/Q4q3if40rwV0UifyeoZPuGu2dFjkae7avgsNj0uEFmVL96Hb+MEGwqxQLbJoLzLf5k9nz1CMGsFScxC43r5iNhAr4beQL/70nWucWDo3UgvMELeOgUIlVOu0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=W8eqpP1v; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 40V0bFsk121331; Tue, 30 Jan 2024 18:37:15 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1706661435; bh=xxI57RFhA7r8bRyDm0k+ooGHxeLdKBscUR5KUmBLBy4=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=W8eqpP1vqt/01If1kWf0TL6/kyi7kEcCm9cy1B0g+mzGSfa65kdreCDC5qrPEjsWI rR9/8aO10PMpbxzNWDq676WA2QiEZ+gm/WuWY8hPqZiFxDFVO7g0TNUUz+iWO577HX bX2Wivjx9NqFssYid3pAnTIh+v01MxZa2xZY7DEc= Received: from DLEE110.ent.ti.com (dlee110.ent.ti.com [157.170.170.21]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 40V0bFRU045571 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 30 Jan 2024 18:37:15 -0600 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 30 Jan 2024 18:37:15 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 30 Jan 2024 18:37:15 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 40V0bEwD026520; Tue, 30 Jan 2024 18:37:15 -0600 From: Judith Mendez <jm@ti.com> To: Ulf Hansson <ulf.hansson@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org> CC: Adrian Hunter <adrian.hunter@intel.com>, <linux-mmc@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>, Andrew Davis <afd@ti.com>, Udit Kumar <u-kumar1@ti.com>, Roger Quadros <rogerq@kernel.org>, <devicetree@vger.kernel.org>, Randolph Sapp <rs@ti.com> Subject: [RFC PATCH 06/13] arm64: dts: ti: k3-am62a-main: Add sdhci0 instance Date: Tue, 30 Jan 2024 18:37:07 -0600 Message-ID: <20240131003714.2779593-7-jm@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240131003714.2779593-1-jm@ti.com> References: <20240131003714.2779593-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1789564466006199841 X-GMAIL-MSGID: 1789564466006199841 |
Series |
Add tuning algorithm for delay chain
|
|
Commit Message
Judith Mendez
Jan. 31, 2024, 12:37 a.m. UTC
From: Nitin Yadav <n-yadav@ti.com> Add sdhci0 DT node in k3-am62a-main for eMMC support. Add otap/itap values according to the datasheet[0], Refer to Table 7-79. [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Judith Mendez <jm@ti.com> Signed-off-by: Nitin Yadav <n-yadav@ti.com> --- arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+)
Comments
On 18:37-20240130, Judith Mendez wrote: > From: Nitin Yadav <n-yadav@ti.com> > > Add sdhci0 DT node in k3-am62a-main for eMMC support. Add otap/itap > values according to the datasheet[0], Refer to Table 7-79. > > [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf > > Signed-off-by: Judith Mendez <jm@ti.com> > Signed-off-by: Nitin Yadav <n-yadav@ti.com> > --- Side note: will appreciate if the dt patches come via the SoC dt tree for TI K3 and not via mmc tree. > arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 18 ++++++++++++++++++ > 1 file changed, 18 insertions(+) > > diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi > index f0b8c9ab1459..523dee78123a 100644 > --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi > @@ -536,6 +536,24 @@ main_gpio1: gpio@601000 { > status = "disabled"; > }; > > + sdhci0: mmc@fa10000 { > + compatible = "ti,am62-sdhci"; > + reg = <0x00 0xfa10000 0x00 0x260>, <0x00 0xfa18000 0x00 0x134>; > + interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>; > + power-domains = <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; > + clocks = <&k3_clks 57 5>, <&k3_clks 57 6>; > + clock-names = "clk_ahb", "clk_xin"; > + assigned-clocks = <&k3_clks 57 6>; > + assigned-clock-parents = <&k3_clks 57 8>; > + bus-width = <8>; > + mmc-hs200-1_8v; > + ti,clkbuf-sel = <0x7>; > + ti,otap-del-sel-legacy = <0x0>; > + ti,otap-del-sel-mmc-hs = <0x0>; > + ti,otap-del-sel-hs200 = <0x6>; > + status = "disabled"; > + }; > + > sdhci1: mmc@fa00000 { > compatible = "ti,am62-sdhci"; > reg = <0x00 0xfa00000 0x00 0x260>, <0x00 0xfa08000 0x00 0x134>; > -- > 2.34.1 >
On 1/31/24 1:17 PM, Nishanth Menon wrote: > On 18:37-20240130, Judith Mendez wrote: >> From: Nitin Yadav <n-yadav@ti.com> >> >> Add sdhci0 DT node in k3-am62a-main for eMMC support. Add otap/itap >> values according to the datasheet[0], Refer to Table 7-79. >> >> [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf >> >> Signed-off-by: Judith Mendez <jm@ti.com> >> Signed-off-by: Nitin Yadav <n-yadav@ti.com> >> --- > > Side note: will appreciate if the dt patches come via the SoC dt tree > for TI K3 and not via mmc tree. Will use DO NOT MERGE for v1, thanks. > >> arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 18 ++++++++++++++++++ >> 1 file changed, 18 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi >> index f0b8c9ab1459..523dee78123a 100644 >> --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi >> +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi >> @@ -536,6 +536,24 @@ main_gpio1: gpio@601000 { >> status = "disabled"; >> }; >> >> + sdhci0: mmc@fa10000 { >> + compatible = "ti,am62-sdhci"; >> + reg = <0x00 0xfa10000 0x00 0x260>, <0x00 0xfa18000 0x00 0x134>; >> + interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>; >> + power-domains = <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; >> + clocks = <&k3_clks 57 5>, <&k3_clks 57 6>; >> + clock-names = "clk_ahb", "clk_xin"; >> + assigned-clocks = <&k3_clks 57 6>; >> + assigned-clock-parents = <&k3_clks 57 8>; >> + bus-width = <8>; >> + mmc-hs200-1_8v; >> + ti,clkbuf-sel = <0x7>; >> + ti,otap-del-sel-legacy = <0x0>; >> + ti,otap-del-sel-mmc-hs = <0x0>; >> + ti,otap-del-sel-hs200 = <0x6>; >> + status = "disabled"; >> + }; >> + >> sdhci1: mmc@fa00000 { >> compatible = "ti,am62-sdhci"; >> reg = <0x00 0xfa00000 0x00 0x260>, <0x00 0xfa08000 0x00 0x134>; >> -- >> 2.34.1 >> >
diff --git a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi index f0b8c9ab1459..523dee78123a 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-main.dtsi @@ -536,6 +536,24 @@ main_gpio1: gpio@601000 { status = "disabled"; }; + sdhci0: mmc@fa10000 { + compatible = "ti,am62-sdhci"; + reg = <0x00 0xfa10000 0x00 0x260>, <0x00 0xfa18000 0x00 0x134>; + interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>; + power-domains = <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 57 5>, <&k3_clks 57 6>; + clock-names = "clk_ahb", "clk_xin"; + assigned-clocks = <&k3_clks 57 6>; + assigned-clock-parents = <&k3_clks 57 8>; + bus-width = <8>; + mmc-hs200-1_8v; + ti,clkbuf-sel = <0x7>; + ti,otap-del-sel-legacy = <0x0>; + ti,otap-del-sel-mmc-hs = <0x0>; + ti,otap-del-sel-hs200 = <0x6>; + status = "disabled"; + }; + sdhci1: mmc@fa00000 { compatible = "ti,am62-sdhci"; reg = <0x00 0xfa00000 0x00 0x260>, <0x00 0xfa08000 0x00 0x134>;