Message ID | 8cb38b5236213a467c6c0073f97ccc4bfd5a39ff.1706717378.git.geert+renesas@glider.be |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-46764-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2087:b0:106:209c:c626 with SMTP id gs7csp1995607dyb; Wed, 31 Jan 2024 08:12:18 -0800 (PST) X-Google-Smtp-Source: AGHT+IFioZdXpYODEXzrgNPmQ4DUH3v38v7IWjr78Q370JwB0MZ/16bGKuivLCug61X4PYGaTU4g X-Received: by 2002:a17:906:289b:b0:a35:9a1e:f239 with SMTP id o27-20020a170906289b00b00a359a1ef239mr1389373ejd.12.1706717538016; Wed, 31 Jan 2024 08:12:18 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706717538; cv=pass; d=google.com; s=arc-20160816; b=lKr0sJo/lGKNonsI3RSZuSzmE0zmpAHOr++640uN9rt7FMB6hKjyy5Ucm9OeyyZEce g88/oz63TXcew8FphiOuqO+PKofIrcj1VCH3YRGnOxI1ctfITKh2QAtWtSMqixCoEAkY uAlzJBedzCK7twLHNRnJuznFGrcJXVzCYxW6rW1V3KK1tn+irj66x5kE4GcAODA66btn t4a4GJK53+5KHHdEpt1OyeET0pomTW84b9Hx4s6eLhmB/gTr3AWk8DRXBdKQMiwm/fV5 bwwzX9PXL5qZ5H+HMuucIN8qiz5y6StuXvpIyc/rANZhtf15yjB/FLOSu0x4crJRnHKr TQig== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from; bh=OMOPO6SVDP0IZqXC/7rhT9MEuEsVN6MCLfF2aZkA5FQ=; fh=P02sTnx5yJFu24NQ0aU0y2OrzO2YB3+iGmixGPA8d+0=; b=QtaiVBKQS7hh1BPCqYd/kxYMgZ8BN8z4RB4jAi1QzX3entytff498E9o1Twa63ILVt GeKrKTcbCVYUn1fCUm8I1vE1ZRp3sezoBX6poS6zyPWe84XsY9fVurhOsPiqeOala6Qx DrtVRG3Y/7rCwczPcBIX0ClBAHAVKfcY64GaolcowP7pttswPwnEfv4RGyPDjrOzsCn/ mGefCLHOAzJODKZH8SktdAJnf0MuNKZ99M5Q5oMWITXAClmLc//9e17nuaQMvsIuuiJT dbO11Cf1KZrZU0Sea6atk0Ax1AFXiL1Oa5jHb76BClbIj9x+eTs0DiXNU4faPBE4QF4W e12g==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1); spf=pass (google.com: domain of linux-kernel+bounces-46764-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-46764-ouuuleilei=gmail.com@vger.kernel.org" X-Forwarded-Encrypted: i=1; AJvYcCWsCRrb+eIsF+UDjOI2ErC67f/JrWwFuzUWDz2kGlOhYot9bdK3/xZ2ObxUt4r74leoX/6ZiUtGtIurbUeNGYmR5QwKzQ== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id t10-20020a1709060c4a00b00a358bf1b1f2si3792518ejf.729.2024.01.31.08.12.17 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 31 Jan 2024 08:12:18 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-46764-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; arc=pass (i=1); spf=pass (google.com: domain of linux-kernel+bounces-46764-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-46764-ouuuleilei=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 981131F2259E for <ouuuleilei@gmail.com>; Wed, 31 Jan 2024 16:12:17 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 78BE512BE93; Wed, 31 Jan 2024 16:12:00 +0000 (UTC) Received: from andre.telenet-ops.be (andre.telenet-ops.be [195.130.132.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7448212AAC0 for <linux-kernel@vger.kernel.org>; Wed, 31 Jan 2024 16:11:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.130.132.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706717519; cv=none; b=Q32jXt0wRWn7yhD3Hb0RVDAv/CGCtiD7nOgXKpAyFNQzL+iwBgoFN3v5/zqCBEHMEp6H1vYM2kIi8ZRVI01N8U8LgjirX2vrtg7vQ0jmvQdfm5CPi7ZwXKOTLbPkok4lzqlqb2EBMibqKmqZd1pqd+02p8CJk9Mwu4lC/zFI8gw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706717519; c=relaxed/simple; bh=etiQOCiZU9tDAlchggQr10q8COercMMXKaVDFoX+q74=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=mKVTzUozpRh/ioDVcRhWRMjQxS41kDZp/WHmGUAJBoGJNDPcsskvY8paQLl28l/W+d08P6qz/2zTonsapUsCWjnqLXYQgMeTLrw+ICufRpTEBFcFJlp1O88/Pke+PW+iX0H5d7Jga9q/b25TZPRyB7FkfnikrSW57Q9luFcXVVQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=glider.be; spf=none smtp.mailfrom=linux-m68k.org; arc=none smtp.client-ip=195.130.132.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=glider.be Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux-m68k.org Received: from ramsan.of.borg ([IPv6:2a02:1810:ac12:ed40:88f0:c83b:bafa:cdc3]) by andre.telenet-ops.be with bizsmtp id hUBq2B00N4efzLr01UBqR2; Wed, 31 Jan 2024 17:11:55 +0100 Received: from rox.of.borg ([192.168.97.57]) by ramsan.of.borg with esmtp (Exim 4.95) (envelope-from <geert@linux-m68k.org>) id 1rVDAw-00GrV5-9U; Wed, 31 Jan 2024 17:11:50 +0100 Received: from geert by rox.of.borg with local (Exim 4.95) (envelope-from <geert@linux-m68k.org>) id 1rVDBm-008lXe-Ht; Wed, 31 Jan 2024 17:11:50 +0100 From: Geert Uytterhoeven <geert+renesas@glider.be> To: Daniel Lezcano <daniel.lezcano@linaro.org>, Thomas Gleixner <tglx@linutronix.de>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>, Wolfram Sang <wsa+renesas@sang-engineering.com>, Yoshinori Sato <ysato@users.sourceforge.jp> Cc: devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-sh@vger.kernel.org, linux-kernel@vger.kernel.org, Geert Uytterhoeven <geert+renesas@glider.be> Subject: [PATCH v2] dt-bindings: timer: renesas,tmu: Document input capture interrupt Date: Wed, 31 Jan 2024 17:11:45 +0100 Message-Id: <8cb38b5236213a467c6c0073f97ccc4bfd5a39ff.1706717378.git.geert+renesas@glider.be> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1789623049225833806 X-GMAIL-MSGID: 1789623049225833806 |
Series |
[v2] dt-bindings: timer: renesas,tmu: Document input capture interrupt
|
|
Commit Message
Geert Uytterhoeven
Jan. 31, 2024, 4:11 p.m. UTC
Some Timer Unit (TMU) instances with 3 channels support a fourth
interrupt: an input capture interrupt for the third channel.
While at it, document the meaning of the four interrupts, and add
"interrupt-names" for clarity.
Update the example to match reality.
Inspired by a patch by Yoshinori Sato for SH.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
---
v2:
- Reword interrupt descriptions.
The corresponding DTS updates can be found in series "[PATCH 0/2]
ARM/arm64: dts: renesas: Improve TMU interrupt descriptions".
https://lore.kernel.org/r/cover.1705325654.git.geert+renesas@glider.be
Once the DTS updates are upstream, "interrupt-names" can be made
required.
---
.../devicetree/bindings/timer/renesas,tmu.yaml | 18 ++++++++++++++++--
1 file changed, 16 insertions(+), 2 deletions(-)
Comments
Hi Geert, Thanks for your work. On 2024-01-31 17:11:45 +0100, Geert Uytterhoeven wrote: > Some Timer Unit (TMU) instances with 3 channels support a fourth > interrupt: an input capture interrupt for the third channel. > > While at it, document the meaning of the four interrupts, and add > "interrupt-names" for clarity. > > Update the example to match reality. > > Inspired by a patch by Yoshinori Sato for SH. > > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> > --- > v2: > - Reword interrupt descriptions. > > The corresponding DTS updates can be found in series "[PATCH 0/2] > ARM/arm64: dts: renesas: Improve TMU interrupt descriptions". > https://lore.kernel.org/r/cover.1705325654.git.geert+renesas@glider.be > Once the DTS updates are upstream, "interrupt-names" can be made > required. > --- > .../devicetree/bindings/timer/renesas,tmu.yaml | 18 ++++++++++++++++-- > 1 file changed, 16 insertions(+), 2 deletions(-) > > diff --git a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml b/Documentation/devicetree/bindings/timer/renesas,tmu.yaml > index a67e427a9e7e22aa..84bbe15028a1de94 100644 > --- a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml > +++ b/Documentation/devicetree/bindings/timer/renesas,tmu.yaml > @@ -46,7 +46,19 @@ properties: > > interrupts: > minItems: 2 > - maxItems: 3 > + items: > + - description: Underflow interrupt, channel 0 > + - description: Underflow interrupt, channel 1 > + - description: Underflow interrupt, channel 2 > + - description: Input capture interrupt, channel 2 > + > + interrupt-names: > + minItems: 2 > + items: > + - const: tuni0 > + - const: tuni1 > + - const: tuni2 > + - const: ticpi2 > > clocks: > maxItems: 1 > @@ -100,7 +112,9 @@ examples: > reg = <0xffd80000 0x30>; > interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>, > <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>, > - <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>; > + <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-names = "tuni0", "tuni1", "tuni2", "ticpi2"; > clocks = <&mstp0_clks R8A7779_CLK_TMU0>; > clock-names = "fck"; > power-domains = <&sysc R8A7779_PD_ALWAYS_ON>; > -- > 2.34.1 > >
On 31/01/2024 19:00, Niklas Söderlund wrote: > Hi Geert, > > Thanks for your work. > > On 2024-01-31 17:11:45 +0100, Geert Uytterhoeven wrote: >> Some Timer Unit (TMU) instances with 3 channels support a fourth >> interrupt: an input capture interrupt for the third channel. >> >> While at it, document the meaning of the four interrupts, and add >> "interrupt-names" for clarity. >> >> Update the example to match reality. >> >> Inspired by a patch by Yoshinori Sato for SH. >> >> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > > Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> > Applied, thanks
On Wed, Jan 31, 2024 at 05:11:45PM +0100, Geert Uytterhoeven wrote: > Some Timer Unit (TMU) instances with 3 channels support a fourth > interrupt: an input capture interrupt for the third channel. > > While at it, document the meaning of the four interrupts, and add > "interrupt-names" for clarity. > > Update the example to match reality. > > Inspired by a patch by Yoshinori Sato for SH. > > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
diff --git a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml b/Documentation/devicetree/bindings/timer/renesas,tmu.yaml index a67e427a9e7e22aa..84bbe15028a1de94 100644 --- a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,tmu.yaml @@ -46,7 +46,19 @@ properties: interrupts: minItems: 2 - maxItems: 3 + items: + - description: Underflow interrupt, channel 0 + - description: Underflow interrupt, channel 1 + - description: Underflow interrupt, channel 2 + - description: Input capture interrupt, channel 2 + + interrupt-names: + minItems: 2 + items: + - const: tuni0 + - const: tuni1 + - const: tuni2 + - const: ticpi2 clocks: maxItems: 1 @@ -100,7 +112,9 @@ examples: reg = <0xffd80000 0x30>; interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>, - <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>; + <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "tuni0", "tuni1", "tuni2", "ticpi2"; clocks = <&mstp0_clks R8A7779_CLK_TMU0>; clock-names = "fck"; power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;