Message ID | LV8PR11MB8463D0017B82135324127DB98B7D2@LV8PR11MB8463.namprd11.prod.outlook.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-45479-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2087:b0:106:209c:c626 with SMTP id gs7csp1560438dyb; Tue, 30 Jan 2024 15:30:37 -0800 (PST) X-Google-Smtp-Source: AGHT+IGUP3vUbpLsXCg4nhcV0NEJzUtcgosi6IwwzYs9mmwxNcZKkTxXkMSWXfNWcV3oj8fffe1O X-Received: by 2002:a05:6a20:c411:b0:19a:360c:75d8 with SMTP id en17-20020a056a20c41100b0019a360c75d8mr8397185pzb.14.1706657437578; Tue, 30 Jan 2024 15:30:37 -0800 (PST) Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id t2-20020a1709028c8200b001d7137acad4si8170742plo.273.2024.01.30.15.30.37 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jan 2024 15:30:37 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-45479-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Hop1R7OT; arc=fail (signature failed); spf=pass (google.com: domain of linux-kernel+bounces-45479-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-45479-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 53CC3288A93 for <ouuuleilei@gmail.com>; Tue, 30 Jan 2024 23:30:37 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0102B7AE70; Tue, 30 Jan 2024 23:30:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Hop1R7OT" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.7]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 433CB762D6; Tue, 30 Jan 2024 23:30:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=192.198.163.7 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706657422; cv=fail; b=q0HYok6kgoYfSd88YrKjIUa21L6iDjkqmPYNrn+9sFQzymeyBiddjWHVg5/xzIaD9ewmYB8puT/St4Dd1Us9nVXPk76Pha+3dn9TxdQkn+bS5MGpDoeaPdiZup2iOH/VSwb6tLbH/ZtcUtHIT7aGOr6LQYp7ktHClhrK5Qfav20= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706657422; c=relaxed/simple; bh=8FYwn+ls3LFEZcsKi6QlcxyIbvofsEtoRXGIAfoRnSI=; h=From:To:CC:Subject:Date:Message-ID:Content-Type:MIME-Version; b=Y7iL744EBQcjzn+8U+iGL6cb8WXC5eJ/N3HLDhxVkE3M7IZ01GrZgyHFYNLaRvcYJGOl+GAs6W6moE+IscqpbAwoMWio92+YOg12tpqhr3ToYk9Stm6HxnMVgAMXF8E2MBarO1zNCdCsmhu415KYJWqGTkJlC1XV4S8Yl+Uempw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Hop1R7OT; arc=fail smtp.client-ip=192.198.163.7 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1706657420; x=1738193420; h=from:to:cc:subject:date:message-id: content-transfer-encoding:mime-version; bh=8FYwn+ls3LFEZcsKi6QlcxyIbvofsEtoRXGIAfoRnSI=; b=Hop1R7OTnFFXbtLw7TmD0u/hEa5qb1DO9Fc9vZ7cAaMYWKSr2yOvp94H BQ0cHvCpqOyE7WAhac8Pv3+81cubyo+J9nG8ykv/vCrDjMdpHg5k0g8vW ez7bM12oEyhBe+ZexRtZ5f9XrRqivSqt1d4L8Hdur7IjYoQKTiKYd3VsJ NPDyedK7yBV2VmV++PK5SpiCjr0AMRE4tcA/uDYKvCExMjL+quxtE3oLz IHLyXTVdFXk1010li8Nynl/rjZ6aDEgAdDInG3ExRcanbxf0yTLJ8ZDQR FPfWqi5crYCZKoqNiPtQsjd7KDKwhX0KHiDMkpke69ZX+id+Q71YBQisw g==; X-IronPort-AV: E=McAfee;i="6600,9927,10969"; a="24911818" X-IronPort-AV: E=Sophos;i="6.05,230,1701158400"; d="scan'208";a="24911818" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by fmvoesa101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Jan 2024 15:30:19 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10969"; a="822362925" X-IronPort-AV: E=Sophos;i="6.05,230,1701158400"; d="scan'208";a="822362925" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by orsmga001.jf.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 30 Jan 2024 15:30:17 -0800 Received: from fmsmsx602.amr.corp.intel.com (10.18.126.82) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 30 Jan 2024 15:30:16 -0800 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Tue, 30 Jan 2024 15:30:16 -0800 Received: from NAM04-BN8-obe.outbound.protection.outlook.com (104.47.74.40) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Tue, 30 Jan 2024 15:30:16 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ircuCRnVE8BoHDPLxcqgq9RrHELyWGB+lAQo7uameymEQ0pEGMY4P5ln3Epd1KpkkGmOMyaHvRdtIZuzOybF6uRdCBjmRh5Tg/z9jbZzCS4h9tMcmiHRHJkbWiqPkMtHOI2PdWPrmzzoZSZVnTD300SEv4VFN8MoEP5RiE+4BIqyt7C6HTrNLG6WvN/IEg8C+i7t8PqXlTSGc98qQjLCemdFcmOIdFOzapvbQ+OvxL++2hHp+iWDu0rQ7DHLN5Oe7FVrosco/6jhcLzALX8NzQBObVTVd3njaaqLs6XVVTx1FGr5kgrTznLM2j3PwUjbXzNy2pJoqa8gAo6d9WObIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=MF2Y7T45+1BJ4VqWk3TubnuFU67oYyG1E6H4v8hbiT4=; b=Ocbc4hlNWT1xTPas86ZCjiDXB+6vUo9LU49ha3ZMuWei7LUZcMpnhhtwCOOATMPF2LEsw4aU6U66e+Y8pkhJNDjKrlVqZbQ4FXVPw5O6zE3oPgrRbcfxGvd7Cp+oHR21Hn8kV9nehQrAz+pDhBiXfZo1v64uuZzKtlLSD8wPpPTpM/BgouJcymgy2QrqFMJ2v3r57caFdg0v/luDGC2nL1yxUPH4vYJ0DCiGKpiUwimKRMopbwthjSLe9zFvZB262uz9sgvzIOAN157aGDtU1806GlK0tHC5RZqbGWXypQE/dibb0jP4pxeMNGv61G+iR4b83pW2BT3v1hAGfd4/Ag== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from LV8PR11MB8463.namprd11.prod.outlook.com (2603:10b6:408:1ed::6) by DM6PR11MB4689.namprd11.prod.outlook.com (2603:10b6:5:2a0::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7249.22; Tue, 30 Jan 2024 23:30:11 +0000 Received: from LV8PR11MB8463.namprd11.prod.outlook.com ([fe80::5262:6eb1:2787:8cb9]) by LV8PR11MB8463.namprd11.prod.outlook.com ([fe80::5262:6eb1:2787:8cb9%3]) with mapi id 15.20.7228.029; Tue, 30 Jan 2024 23:30:11 +0000 From: "Corona, Ernesto" <ernesto.corona@intel.com> To: "linux-doc@vger.kernel.org" <linux-doc@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, "linux-aspeed@lists.ozlabs.org" <linux-aspeed@lists.ozlabs.org> CC: "Corona, Ernesto" <ernesto.corona@intel.com>, "'oleksandrs@mellanox.com'" <oleksandrs@mellanox.com>, "'jiri@nvidia.com'" <jiri@nvidia.com>, "Castro, Omar Eduardo" <omar.eduardo.castro@intel.com>, "'omar.eduardo.castro@linux.intel.com'" <omar.eduardo.castro@linux.intel.com>, "'robh@kernel.org'" <robh@kernel.org>, "'corbet@lwn.net'" <corbet@lwn.net>, "'mchehab+samsung@kernel.org'" <mchehab+samsung@kernel.org>, "'alexandre.belloni@bootlin.com'" <alexandre.belloni@bootlin.com>, "'tytso@mit.edu'" <tytso@mit.edu>, "'arnd@arndb.de'" <arnd@arndb.de>, "'ebiggers@google.com'" <ebiggers@google.com>, "'mark.rutland@arm.com'" <mark.rutland@arm.com>, "'joel@jms.id.au'" <joel@jms.id.au>, "'andrew@aj.id.au'" <andrew@aj.id.au>, "Filary, Steven A" <steven.a.filary@intel.com>, "'vadimp@mellanox.com'" <vadimp@mellanox.com>, "'amithash@fb.com'" <amithash@fb.com>, "'patrickw3@fb.com'" <patrickw3@fb.com>, "Chen, Luke" <luke_chen@aspeedtech.com>, "'billy_tsai@aspeedtech.com'" <billy_tsai@aspeedtech.com>, "'rgrs@protonmail.com'" <rgrs@protonmail.com> Subject: [PATCH 30 2/7] Add binding for Aspeed SOC Thread-Topic: [PATCH 30 2/7] Add binding for Aspeed SOC Thread-Index: AdpTw29UtVObMhC6QWmxwGxV5pgt5w== Date: Tue, 30 Jan 2024 23:30:10 +0000 Message-ID: <LV8PR11MB8463D0017B82135324127DB98B7D2@LV8PR11MB8463.namprd11.prod.outlook.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: LV8PR11MB8463:EE_|DM6PR11MB4689:EE_ x-ms-office365-filtering-correlation-id: d74d4a86-6fd3-4830-44af-08dc21eb670c x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: Lt1PnEWxEQvmV4Ov52mX3QyA2vlJUsor8G/sJpq20sbTHuTVHkvDEsqORRCNfZ1EKDaw+cSokqRiw9evy2MhIjmGP9Xyx7zK8JkF71zcrEVEN1UYG0PVt+2NyPUHLuMSz4+fXC0adqq/2moB8kObkN8ZMvc+jztbWYlZoathajYvm8/q3dD7Nxsyw4tI6i2EsFiqahtGuNStwKS4aDSnwIHiUbZtohPUKjQFybWqXOZKrFPstkBQ+shIt05Z70dmOp/ddQY5vHkKwYv+Tlnk6kJtSXVQG+gvAOkHhbBFufHuR2sxZqk7kUmvS0tzDe6grZtByFMLqMuMNGIDIhDrdtweHk19JDB0lKLL5ThXVvP9OgoIqvB/+O1lCoppnfQWvCBhlhvFvO8h/E+wqcYOTo3yjTSI2G04Pskj+Qlkb04DyZjdb2MeNX3Q6m4/tA1JABeCg+4vrqzsRc4FK+ASmEV5SEnZomNjW59jf67sM+7NXWX/i4/J2xO2G/8FgU+yzbiRoVoh5v8l9iPf/mFakouv5BnNbCVhpOSzUjpyIlnyPmNzkRbCaduPjgJhJEF7YwaIl9iS1lxr97j+XMBPuURR1CdqHKrz0d6KPS76sG+pMTE9zeQMOrKvBaFxU8Gzk6p/cqCqHooxOBlVzt+ylg== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:LV8PR11MB8463.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(376002)(346002)(136003)(396003)(366004)(39860400002)(230922051799003)(186009)(64100799003)(451199024)(1800799012)(83380400001)(9686003)(38100700002)(26005)(122000001)(8676002)(52536014)(8936002)(4326008)(7416002)(478600001)(966005)(76116006)(7696005)(64756008)(54906003)(6506007)(2906002)(5660300002)(66556008)(66476007)(71200400001)(66946007)(66446008)(110136005)(41300700001)(316002)(38070700009)(82960400001)(86362001)(33656002)(55016003);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: htai/8S237CHOfPL4ebGysCe/OM2DMiXoibPtOM02/PT5HVKU5otiLfEJCVVbRddXZnuLlfwy183Qa4IwihKioIsaVlkw6IG7Ve/PpO9V7X6h36H0kd3hh3Pkxuu52EqrzFEE8TThDS7a91irDsVttfESh3/aP1tb0lolViflBqxe/D9Uv1TbozdQwZZxkPXPNmDEgw7Je/oI4rCTeIzj6u++FqIgSnlHvBq2wEy+kiH7UDcbIqCFuCVIL8wPKvWhBxnaIG7cLOaK38oSI6MWPTIPC+xiB21ENrie+8mtaA03Rm9Fjf5cxhKFXcejCNK8Yp7d48phr+jr3NLYXZaCBcZZdRSejKJayPFbQNq5gjwbh4lO/A/N18gQHzAYJUdgZsGseHROnRqcapXnVtqHxuprxo4XdEsHDxs569rUVaBgZxQfjiFYJLvM8GCm7SHmSmI0/vMQ0mjaCS8seluX4e7kpWuute0AeBKV1RhAwCQbOBo6w1BKrHeHH6rwUjuxco0t9nwi/4IF8YxYKTlxUVegbNLXushY4fsyqM9jih8ADzfmdf1dVPR0RbP4QtiG9JIHbEXe/GZTLuIw3g/F34gZzqqIhfB5x8p3qBI1kkDvB1jxxgEUn6FdbYPI+s6Cd5LvODi8Uzvl9MXzikZZsdYLkHqVGHUkrsVr80XgKca8TtizxPuBoq1FIP+FO01HoJ2zuanL959wnI+j6WNKEr3CoHdBq2bO/uPbuzh5JgvXMGKWpL4/eSAbOl9iH0FsK3U2tk6cv/uypz9rzXtj92K9qnLxSs3tVLQnJpsDLvyMRDFrU9mXuJoY/h7bZssFJC+jCfrUX+HH+U1tZ4DjrNYMLRRzBqev9L3y8M+A6WlCjHmJaQ+OQZsOb92kOKovhKJ81LJ6eaP60BlURVar78d/IAvRf1NP6t832reX1YsHtRaakCvg0UqwEfDzjHAS6cILDmZgeZ7/bCZczEkPcyo/pZtXtEhZD++GzJgrrV5mmfkEABPuqe2D7tp7+cZZt/JjLDADeHc/TgdhQHqwtBVmT7Wgkui8nDXlJfqmNWlfUxWka/xpoKqK61vJZeBkKqH8mWYlqdK5O4+n6kykl4Op7wreB4wbsOLbEUvAfvT5Ns5oQVEGJyESsQ9vVACQd8LXezeqeB2U35SuvNNtNngVZxVm3V/BXr5if7Ix9Qh3LH68o9RCoSZ526G7yGIPbiukUNjC/LVQE/xnk5if4bT0Jmr4kSf+hSwqMNMW4sQFLO0DwTkvFqDRCNH1Uw1ReU3KPfPwlj8i+2UioU1P0kuKJrvf3ElEbigyIzRhzCxjRdIEhXm77hKgy+RF+amqrc9PO+KWRYOWnxss1L6ZpLpIqjYwf2xqcQhy6UsnCF4azXXiwxdVMYTt4kZzifXnY+WYZGD9W0l7lt8LmkQRwg1m50m00xB9Qeon3053QC4w0QkE7xMS92BfEo/KbuHXL7Mh4Ol3sLlKAjgZh1B3xNLQ2Ibhp71WShg6lnmY7ERiQd2cYyE5065VAAkSI0+k02AzIHE3oqwdM6AbYeI26Sasv0QxJ3oSbWmmGtIjzxCybSkhWLRf/ZFb/XbdxU2 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: LV8PR11MB8463.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: d74d4a86-6fd3-4830-44af-08dc21eb670c X-MS-Exchange-CrossTenant-originalarrivaltime: 30 Jan 2024 23:30:10.9407 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: M1K9tgPDNg+tqxIsjUHt6hvEVqxecx11lh1H7GLtlYORK7wzpoLTemI0mwiK0AgEggwMZVoZoRpBW7IQLD+ZlYY/oHNQy36AtTWe4TpRqFA= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR11MB4689 X-OriginatorOrg: intel.com X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1789560028971709766 X-GMAIL-MSGID: 1789560028971709766 |
Series | JTAG driver introduction | |
Commit Message
Corona, Ernesto
Jan. 30, 2024, 11:30 p.m. UTC
Aspeed AST2400, AST2500 and AST2600 JTAG controller driver. Signed-off-by: Oleksandr Shamray <oleksandrs@mellanox.com> Signed-off-by: Jiri Pirko <jiri@nvidia.com> Signed-off-by: Ernesto Corona <ernesto.corona@intel.com> Signed-off-by: Omar Castro <omar.eduardo.castro@linux.intel.com> Acked-by: Rob Herring <robh@kernel.org> Cc: Jonathan Corbet <corbet@lwn.net> Cc: Mauro Carvalho Chehab <mchehab+samsung@kernel.org> Cc: Alexandre Belloni <alexandre.belloni@bootlin.com> Cc: "Theodore Ts'o" <tytso@mit.edu> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Eric Biggers <ebiggers@google.com> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Joel Stanley <joel@jms.id.au> Cc: Andrew Jeffery <andrew@aj.id.au> Cc: Steven Filary <steven.a.filary@intel.com> Cc: Vadim Pasternak <vadimp@mellanox.com> Cc: Amithash Prasad <amithash@fb.com> Cc: Patrick Williams <patrickw3@fb.com> Cc: Luke Chen <luke_chen@aspeedtech.com> Cc: Billy Tsai <billy_tsai@aspeedtech.com> Cc: Rgrs <rgrs@protonmail.com> --- v29->v30 Comments pointed by Steven Filary <steven.a.filary@intel.com> - Add Suport for 26xx series v28->v29 Comments pointed by Ernesto Corona <ernesto.corona@intel.com> - Change documentation to the new dt-bindings yaml format. v27->v28 v26->v27 v25->v26 v24->v25 v23->v24 v22->v23 v21->v22 v20->v21 v19->v20 v18->v19 v17->v18 v16->v17 v15->v16 Comments pointed by Joel Stanley <joel.stan@gmail.com> - change clocks = <&clk_apb> to proper clocks = <&syscon ASPEED_CLK_APB> - add reset descriptions in bindings file v14->v15 v13->v14 v12->v13 v11->v12 v10->v11 v9->v10 v8->v9 v7->v8 Comments pointed by pointed by Joel Stanley <joel.stan@gmail.com> - Change compatible string to ast2400 and ast2000 V6->v7 Comments pointed by Tobias Klauser <tklauser@distanz.ch> - Fix spell "Doccumentation" -> "Documentation" v5->v6 Comments pointed by Tobias Klauser <tklauser@distanz.ch> - Small nit: s/documentation/Documentation/ v4->v5 V3->v4 Comments pointed by Rob Herring <robh@kernel.org> - delete unnecessary "status" and "reg-shift" descriptions in bindings file v2->v3 Comments pointed by Rob Herring <robh@kernel.org> - split Aspeed jtag driver and binding to separate patches - delete unnecessary "status" and "reg-shift" descriptions in bindings file --- .../devicetree/bindings/jtag/aspeed-jtag.yaml | 85 +++++++++++++++++++ 1 file changed, 85 insertions(+) create mode 100644 Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml
Comments
Hey, On Tue, Jan 30, 2024 at 11:30:10PM +0000, Corona, Ernesto wrote: > Aspeed AST2400, AST2500 and AST2600 JTAG controller driver. > > Signed-off-by: Oleksandr Shamray <oleksandrs@mellanox.com> > Signed-off-by: Jiri Pirko <jiri@nvidia.com> > Signed-off-by: Ernesto Corona <ernesto.corona@intel.com> > Signed-off-by: Omar Castro <omar.eduardo.castro@linux.intel.com> > Acked-by: Rob Herring <robh@kernel.org> Where did this ack come from? The conversion to a yaml binding was in v29 (according to your changelog) but I don't see the ack from Rob there. I think a conversion from (text?) to yaml would be sufficient of a change to drop his tag. > v28->v29 > - Change documentation to the new dt-bindings yaml format. > .../devicetree/bindings/jtag/aspeed-jtag.yaml | 85 +++++++++++++++++++ > 1 file changed, 85 insertions(+) > create mode 100644 Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml > > diff --git a/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml b/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml > new file mode 100644 > index 000000000000..1a412e83b81b > --- /dev/null > +++ b/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml Filename matching a compatible please. > @@ -0,0 +1,85 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/jtag/aspeed-jtag.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Aspeed JTAG driver for ast2400, ast2500 and ast2600 SoC > + > +description: > + Driver adds support of Aspeed 24/25/2600 series SOC JTAG controller. > + Driver implements the following jtag ops > + freq_get > + freq_set > + status_get > + status_set > + xfer > + mode_set > + bitbang > + enable > + disable None of the driver stuff, nor where you tested this, is relevant to the description in the binding nor the title of the binding. Just describe the hardware. > + > + It has been tested on Mellanox system with BMC equipped with > + Aspeed 2520 SoC for programming CPLD devices. > + > + It has also been tested on Intel system using Aspeed 25xx SoC > + for JTAG communication. > + > + Tested on Intel system using Aspeed 26xx SoC for JTAG communication. > + > +maintainers: > + - Oleksandr Shamray <oleksandrs@mellanox.com> > + - Jiri Pirko <jiri@nvidia.com> > + - Ernesto Corona<ernesto.corona@intel.com> > + > +properties: > + compatible: > + oneOf: > + - items: > + - enum: > + - aspeed,ast2400-jtag > + - aspeed,ast2500-jtag > + - aspeed,ast2600-jtag You don't need the "oneOf" or "items" here, it's enough to do: compatible: enum: - allwinner,sun5i-a13-mbus - allwinner,sun8i-a33-mbus > + > + > + reg: > + items: > + - description: JTAG Master controller register range > + > + interrupts: > + maxItems: 1 > + > + clocks: > + maxItems: 1 > + > +required: > + - compatible > + - reg > + - interrupts > + - clocks > + > +examples: > + - | > + #include <dt-bindings/clock/aspeed-clock.h> > + #include <dt-bindings/interrupt-controller/irq.h> > + > + jtag: jtag@1e6e4000 { The labels for both of these examples are also not needed as they're not used anywhere. Thanks, Conor. > + compatible = "aspeed,ast2500-jtag"; > + reg = <0x1e6e4000 0x1c>; > + clocks = <&syscon ASPEED_CLK_APB>; > + resets = <&syscon ASPEED_RESET_JTAG_MASTER>; > + interrupts = <43>; > + }; > + - | > + #include <dt-bindings/clock/aspeed-clock.h> > + #include <dt-bindings/interrupt-controller/irq.h> > + > + jtag1: jtag@1e6e4100 { > + compatible = "aspeed,ast2600-jtag"; > + reg = <0x1e6e4100 0x40>; > + clocks = <&syscon ASPEED_CLK_APB1>; > + resets = <&syscon ASPEED_RESET_JTAG_MASTER2>; > + interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > +... > -- > 2.25.1
On 31/01/2024 00:30, Corona, Ernesto wrote: > Aspeed AST2400, AST2500 and AST2600 JTAG controller driver. > > Signed-off-by: Oleksandr Shamray <oleksandrs@mellanox.com> > Signed-off-by: Jiri Pirko <jiri@nvidia.com> > Signed-off-by: Ernesto Corona <ernesto.corona@intel.com> > Signed-off-by: Omar Castro <omar.eduardo.castro@linux.intel.com> > Acked-by: Rob Herring <robh@kernel.org> 1. There are so many wrong things with this submission that you should drop the tag. Please provide lore link where you received this tag. Quick look at lore suggests you faked it. 2. Please use subject prefixes matching the subsystem. You can get them for example with `git log --oneline -- DIRECTORY_OR_FILE` on the directory your patch is touching. 3. Please use scripts/get_maintainers.pl to get a list of necessary people and lists to CC. It might happen, that command when run on an older kernel, gives you outdated entries. Therefore please be sure you base your patches on recent Linux kernel. Tools like b4 or scripts_getmaintainer.pl provide you proper list of people, so fix your workflow. Tools might also fail if you work on some ancient tree (don't, use mainline), work on fork of kernel (don't, use mainline) or you ignore some maintainers (really don't). Just use b4 and everything should be fine, although remember about `b4 prep --auto-to-cc` if you added new patches to the patchset. You missed at least devicetree list (maybe more), so this won't be tested by automated tooling. Performing review on untested code might be a waste of time, thus I will skip this patch entirely till you follow the process allowing the patch to be tested. Please kindly resend and include all necessary To/Cc entries. > Cc: Jonathan Corbet <corbet@lwn.net> > Cc: Mauro Carvalho Chehab <mchehab+samsung@kernel.org> > Cc: Alexandre Belloni <alexandre.belloni@bootlin.com> > Cc: "Theodore Ts'o" <tytso@mit.edu> > Cc: Arnd Bergmann <arnd@arndb.de> > Cc: Eric Biggers <ebiggers@google.com> > Cc: Mark Rutland <mark.rutland@arm.com> > Cc: Joel Stanley <joel@jms.id.au> > Cc: Andrew Jeffery <andrew@aj.id.au> > Cc: Steven Filary <steven.a.filary@intel.com> > Cc: Vadim Pasternak <vadimp@mellanox.com> > Cc: Amithash Prasad <amithash@fb.com> > Cc: Patrick Williams <patrickw3@fb.com> > Cc: Luke Chen <luke_chen@aspeedtech.com> > Cc: Billy Tsai <billy_tsai@aspeedtech.com> > Cc: Rgrs <rgrs@protonmail.com> > --- > v29->v30 > Comments pointed by Steven Filary <steven.a.filary@intel.com> > - Add Suport for 26xx series > > v28->v29 > Comments pointed by Ernesto Corona <ernesto.corona@intel.com> > - Change documentation to the new dt-bindings yaml format. > > v27->v28 > v26->v27 > v25->v26 > v24->v25 > v23->v24 > v22->v23 > v21->v22 > v20->v21 > v19->v20 > v18->v19 > > v17->v18 > v16->v17 > v15->v16 > Comments pointed by Joel Stanley <joel.stan@gmail.com> > - change clocks = <&clk_apb> to proper clocks = <&syscon ASPEED_CLK_APB> > - add reset descriptions in bindings file > > v14->v15 > v13->v14 > v12->v13 > v11->v12 > v10->v11 > v9->v10 > v8->v9 > v7->v8 > Comments pointed by pointed by Joel Stanley <joel.stan@gmail.com> > - Change compatible string to ast2400 and ast2000 > > V6->v7 > Comments pointed by Tobias Klauser <tklauser@distanz.ch> > - Fix spell "Doccumentation" -> "Documentation" > > v5->v6 > Comments pointed by Tobias Klauser <tklauser@distanz.ch> > - Small nit: s/documentation/Documentation/ > > v4->v5 > > V3->v4 > Comments pointed by Rob Herring <robh@kernel.org> > - delete unnecessary "status" and "reg-shift" descriptions in > bindings file > > v2->v3 > Comments pointed by Rob Herring <robh@kernel.org> > - split Aspeed jtag driver and binding to separate patches > - delete unnecessary "status" and "reg-shift" descriptions in > bindings file > --- > .../devicetree/bindings/jtag/aspeed-jtag.yaml | 85 +++++++++++++++++++ > 1 file changed, 85 insertions(+) > create mode 100644 Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml > > diff --git a/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml b/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml > new file mode 100644 > index 000000000000..1a412e83b81b > --- /dev/null > +++ b/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml Use filename matching compatibles, so aspeed,jtag.yaml > @@ -0,0 +1,85 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/jtag/aspeed-jtag.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Aspeed JTAG driver for ast2400, ast2500 and ast2600 SoC > + > +description: > + Driver adds support of Aspeed 24/25/2600 series SOC JTAG controller. > + Driver implements the following jtag ops > + freq_get > + freq_set > + status_get > + status_set > + xfer > + mode_set > + bitbang > + enable > + disable > + > + It has been tested on Mellanox system with BMC equipped with > + Aspeed 2520 SoC for programming CPLD devices. > + > + It has also been tested on Intel system using Aspeed 25xx SoC > + for JTAG communication. > + > + Tested on Intel system using Aspeed 26xx SoC for JTAG communication. > + > +maintainers: > + - Oleksandr Shamray <oleksandrs@mellanox.com> > + - Jiri Pirko <jiri@nvidia.com> > + - Ernesto Corona<ernesto.corona@intel.com> > + > +properties: > + compatible: > + oneOf: Drop > + - items: Drop > + - enum: > + - aspeed,ast2400-jtag > + - aspeed,ast2500-jtag > + - aspeed,ast2600-jtag > + > + Just one blank line. Since this was not tested, I will skip review of the rest. Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml b/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml new file mode 100644 index 000000000000..1a412e83b81b --- /dev/null +++ b/Documentation/devicetree/bindings/jtag/aspeed-jtag.yaml @@ -0,0 +1,85 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/jtag/aspeed-jtag.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Aspeed JTAG driver for ast2400, ast2500 and ast2600 SoC + +description: + Driver adds support of Aspeed 24/25/2600 series SOC JTAG controller. + Driver implements the following jtag ops + freq_get + freq_set + status_get + status_set + xfer + mode_set + bitbang + enable + disable + + It has been tested on Mellanox system with BMC equipped with + Aspeed 2520 SoC for programming CPLD devices. + + It has also been tested on Intel system using Aspeed 25xx SoC + for JTAG communication. + + Tested on Intel system using Aspeed 26xx SoC for JTAG communication. + +maintainers: + - Oleksandr Shamray <oleksandrs@mellanox.com> + - Jiri Pirko <jiri@nvidia.com> + - Ernesto Corona<ernesto.corona@intel.com> + +properties: + compatible: + oneOf: + - items: + - enum: + - aspeed,ast2400-jtag + - aspeed,ast2500-jtag + - aspeed,ast2600-jtag + + + reg: + items: + - description: JTAG Master controller register range + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + +examples: + - | + #include <dt-bindings/clock/aspeed-clock.h> + #include <dt-bindings/interrupt-controller/irq.h> + + jtag: jtag@1e6e4000 { + compatible = "aspeed,ast2500-jtag"; + reg = <0x1e6e4000 0x1c>; + clocks = <&syscon ASPEED_CLK_APB>; + resets = <&syscon ASPEED_RESET_JTAG_MASTER>; + interrupts = <43>; + }; + - | + #include <dt-bindings/clock/aspeed-clock.h> + #include <dt-bindings/interrupt-controller/irq.h> + + jtag1: jtag@1e6e4100 { + compatible = "aspeed,ast2600-jtag"; + reg = <0x1e6e4100 0x40>; + clocks = <&syscon ASPEED_CLK_APB1>; + resets = <&syscon ASPEED_RESET_JTAG_MASTER2>; + interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>; + }; + +...