Message ID | 20240125100501.4137977-2-c-vankar@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-38362-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id p19csp1534643dyi; Thu, 25 Jan 2024 02:07:48 -0800 (PST) X-Google-Smtp-Source: AGHT+IGU6vO2TQUQhu6FWm/1gWrkygqBpXEt7+OEUo5XbVq4dDeIWunB3j+zYKuSw2Yti+yi3Gtu X-Received: by 2002:a05:6871:2b14:b0:214:d51d:21b2 with SMTP id dr20-20020a0568712b1400b00214d51d21b2mr403281oac.33.1706177267913; Thu, 25 Jan 2024 02:07:47 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706177267; cv=pass; d=google.com; s=arc-20160816; b=xWWW2GhDJtivuhYfukbBhzlCAPGZaZo0WBllZQu8BmIr+5RZw1C/lZ9rXoVN/Uz+cx gj6qeCKwXb6UvqSZPmOzAoZuqmjy6qigZVRDPjGJHU4hCumwnr6AAbkDbV8s2uDdyFvh MDcLTaaAjLmLeDocCkCI81OztriqBhCbFKkvQv9frcC9g9SrxhoHLn13izg77X1WK3Ql usTMaA2qVStW4JgTZkaOS+XPhifNdDD493TAevI2FGXVqjAhQqWKIyYspsRp+ZFNFlES EO7YKgU1Jv5Du0kZWxgUgzVitJnpHhigqj66lrRLFJ6KQXa1APp5DYM3t4G1rmkPK5fI PVhw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=fS4/HlXCpVTUdnTk9aVSmh6qwcCOXQQ3h664y3ufGqY=; fh=X4X6D3rd4uA675ozTYmPIgcx6qeLvqste3STz75rKhk=; b=t1pNGtY5b+t4GBtGET7p0H0r7g4r60ky1elCivJvFiydkPNT3Mdvbq2WniFRsvcb47 q+UmkgvXQvI3YUWcHdqQjwbqcmvovYcQ61I/m9pMNdIzIZ2q/GJLIXFzZz00KYifSa50 +JAskwneBh3BF1tYSGO0jXVqoBiT8MIoYWUSE0tCG9VI7Mk9A7hFWgl1c5+/nyUN3lfz 1+U2xYqzEy84r/lnHSMKJXmxaZgprvutL0A0/sn/Q9W3VZHwQ3DYEBxtm8MCrP4MuyI5 NfsZMeiXV8GaXk8jBuPdbhKEKFd3J3lLCJabiTD8tAs4UOL8LniqU719rl8GXbL0UVKK YtvQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Xl9t/3rc"; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-38362-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-38362-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id f21-20020a0caa95000000b00681748ab7fcsi12062859qvb.584.2024.01.25.02.07.47 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Jan 2024 02:07:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-38362-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="Xl9t/3rc"; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-38362-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-38362-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id AE8801C23174 for <ouuuleilei@gmail.com>; Thu, 25 Jan 2024 10:07:47 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 47F22200BA; Thu, 25 Jan 2024 10:06:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="Xl9t/3rc" Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 362AB1CD27; Thu, 25 Jan 2024 10:05:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706177159; cv=none; b=e6guST804MrInKjWwr4al1hPEra1bd/E9umB3KduyhA4+7y5eGxJOycNvfHtYMLCG1246jVnbTbMVL969SQVGN5uyTRGR8KtURCVKL9VXRBt0K0635o/ZocjRQIlBDjQOtBo2UJYHQJTrs83fYngRSLL0YW/YQe3Mda+DKLHl3o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706177159; c=relaxed/simple; bh=Bq9b/P2luDiSgUsP1d3rlxlmGymEHYkNFxSwABBXjjA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=RR0EM2it+GcoN6c4dOrUSqh53Y4bcx71migaUf7xAN1Eagg9Hg7NegGwUD72YoioBAKKb5g5ScH3uaV+spCmq8X+J92SeedFFkelQaGqJr82vIrGehutPFe0sOX3OsKOdRK0wLT+yBhGqfYoByLtBatJatjOXnf1rTZMJU4aFU8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=Xl9t/3rc; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 40PA5TtL069428; Thu, 25 Jan 2024 04:05:29 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1706177129; bh=fS4/HlXCpVTUdnTk9aVSmh6qwcCOXQQ3h664y3ufGqY=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Xl9t/3rcPKo59vd9Fsi4Q1ZcP1XrW4LmkSLWBUdg6ICxMi+1kVusRow+aFYIAN9Bw CEFq9nTobFAEWKf12+Las+IlizGuNRt9Pl1t5pD0SS2YR3uRM4tyieCSczzwTnd9eh VD6Darzze59QydmlhSoSZkuC2pXB8bmnDiHX+WUs= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 40PA5TKq007256 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 25 Jan 2024 04:05:29 -0600 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 25 Jan 2024 04:05:28 -0600 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 25 Jan 2024 04:05:15 -0600 Received: from localhost (chintan-thinkstation-p360-tower.dhcp.ti.com [172.24.227.220]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 40PA5E0p005058; Thu, 25 Jan 2024 04:05:14 -0600 From: Chintan Vankar <c-vankar@ti.com> To: Andrew Davis <afd@ti.com>, Peter Rosin <peda@axentia.se>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Conor Dooley <conor+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Rob Herring <robh+dt@kernel.org>, Tero Kristo <kristo@kernel.org>, Vignesh Raghavendra <vigneshr@ti.com>, Nishanth Menon <nm@ti.com> CC: <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <srk@ti.com>, <s-vadapalli@ti.com>, <r-gunasekaran@ti.com>, <danishanwar@ti.com>, Chintan Vankar <c-vankar@ti.com> Subject: [PATCH v3 1/5] arm64: dts: ti: k3-j784s4-main: Fix mux-reg-masks in serdes_ln_ctrl Date: Thu, 25 Jan 2024 15:34:57 +0530 Message-ID: <20240125100501.4137977-2-c-vankar@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240125100501.4137977-1-c-vankar@ti.com> References: <20240125100501.4137977-1-c-vankar@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1789056534700357122 X-GMAIL-MSGID: 1789056534700357122 |
Series |
Add CPSW2G and CPSW9G nodes for J784S4
|
|
Commit Message
Chintan Vankar
Jan. 25, 2024, 10:04 a.m. UTC
Change offset in mux-reg-masks property for serdes_ln_ctrl node
since reg-mux property is used in compatible.
Fixes: 2765149273f4 ("mux: mmio: use reg property when parent device is not a syscon")
Signed-off-by: Chintan Vankar <c-vankar@ti.com>
---
arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
Comments
On 1/25/24 4:04 AM, Chintan Vankar wrote: > Change offset in mux-reg-masks property for serdes_ln_ctrl node > since reg-mux property is used in compatible. > > Fixes: 2765149273f4 ("mux: mmio: use reg property when parent device is not a syscon") > Signed-off-by: Chintan Vankar <c-vankar@ti.com> Acked-by: Andrew Davis <afd@ti.com> > --- > arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 12 ++++++------ > 1 file changed, 6 insertions(+), 6 deletions(-) > > diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi > index f2b720ed1e4f..56c8eaad6324 100644 > --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi > @@ -52,12 +52,12 @@ serdes_ln_ctrl: mux-controller@4080 { > compatible = "reg-mux"; > reg = <0x00004080 0x30>; > #mux-control-cells = <1>; > - mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ > - <0x4088 0x3>, <0x408c 0x3>, /* SERDES0 lane2/3 select */ > - <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */ > - <0x4098 0x3>, <0x409c 0x3>, /* SERDES1 lane2/3 select */ > - <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */ > - <0x40a8 0x3>, <0x40ac 0x3>; /* SERDES2 lane2/3 select */ > + mux-reg-masks = <0x0 0x3>, <0x4 0x3>, /* SERDES0 lane0/1 select */ > + <0x8 0x3>, <0xc 0x3>, /* SERDES0 lane2/3 select */ > + <0x10 0x3>, <0x14 0x3>, /* SERDES1 lane0/1 select */ > + <0x18 0x3>, <0x1c 0x3>, /* SERDES1 lane2/3 select */ > + <0x20 0x3>, <0x24 0x3>, /* SERDES2 lane0/1 select */ > + <0x28 0x3>, <0x2c 0x3>; /* SERDES2 lane2/3 select */ > idle-states = <J784S4_SERDES0_LANE0_PCIE1_LANE0>, > <J784S4_SERDES0_LANE1_PCIE1_LANE1>, > <J784S4_SERDES0_LANE2_IP3_UNUSED>,
diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index f2b720ed1e4f..56c8eaad6324 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -52,12 +52,12 @@ serdes_ln_ctrl: mux-controller@4080 { compatible = "reg-mux"; reg = <0x00004080 0x30>; #mux-control-cells = <1>; - mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ - <0x4088 0x3>, <0x408c 0x3>, /* SERDES0 lane2/3 select */ - <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */ - <0x4098 0x3>, <0x409c 0x3>, /* SERDES1 lane2/3 select */ - <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */ - <0x40a8 0x3>, <0x40ac 0x3>; /* SERDES2 lane2/3 select */ + mux-reg-masks = <0x0 0x3>, <0x4 0x3>, /* SERDES0 lane0/1 select */ + <0x8 0x3>, <0xc 0x3>, /* SERDES0 lane2/3 select */ + <0x10 0x3>, <0x14 0x3>, /* SERDES1 lane0/1 select */ + <0x18 0x3>, <0x1c 0x3>, /* SERDES1 lane2/3 select */ + <0x20 0x3>, <0x24 0x3>, /* SERDES2 lane0/1 select */ + <0x28 0x3>, <0x2c 0x3>; /* SERDES2 lane2/3 select */ idle-states = <J784S4_SERDES0_LANE0_PCIE1_LANE0>, <J784S4_SERDES0_LANE1_PCIE1_LANE1>, <J784S4_SERDES0_LANE2_IP3_UNUSED>,