Message ID | 20240123170206.3702413-1-Frank.Li@nxp.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-35745-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id p19csp491624dyi; Tue, 23 Jan 2024 09:33:11 -0800 (PST) X-Google-Smtp-Source: AGHT+IGj4WbDn+FYrnrU/bbjsm2GWAlBM/nEF3TFYLDaWk/AzTMuBQ1UDIejyoN7EQr/ATYv0Iqj X-Received: by 2002:a92:ca4f:0:b0:361:ab0b:d5e4 with SMTP id q15-20020a92ca4f000000b00361ab0bd5e4mr221964ilo.38.1706031190962; Tue, 23 Jan 2024 09:33:10 -0800 (PST) Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id o25-20020a637e59000000b005ce021f4418si10441648pgn.524.2024.01.23.09.33.10 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 09:33:10 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-35745-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b="lIAY/hpf"; arc=fail (signature failed); spf=pass (google.com: domain of linux-kernel+bounces-35745-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-35745-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id CD049B29379 for <ouuuleilei@gmail.com>; Tue, 23 Jan 2024 17:06:42 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 9E42180049; Tue, 23 Jan 2024 17:02:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b="lIAY/hpf" Received: from EUR01-VE1-obe.outbound.protection.outlook.com (mail-ve1eur01on2058.outbound.protection.outlook.com [40.107.14.58]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 47BD67FBCB; Tue, 23 Jan 2024 17:02:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.14.58 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706029350; cv=fail; b=s6mou2ZCZvGN3L9rZukn7iU7DNHhiGrw11wJdLuyNIhmp/IlviMp68NEbwhifrGaiP6iSu/EU9X8Md2G3Q/y/UAObKGw2DZ/PRHXxTT/SzgVknVpGpyc6dRZVw7sOq1+Wf9Xz0HpKbN48v1zJU2eYomA09QablmiLE/ZpCs4UQ8= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706029350; c=relaxed/simple; bh=vFGaPAcNUmPRh7akb95viCLjYpWW/0SORK33tKVln+k=; h=From:To:Cc:Subject:Date:Message-Id:Content-Type:MIME-Version; b=kpebtAXCdpY0i8zyMd/8EiClbtMHYopyOAb1aBBfLL/2cJPQLtj6yDfGb79EHhVIHRYr7N6H10GZC6Xrkkh+KPFd5U1EL+CqrCanFY76J7qSDgqLcUdRmrcqjC+fx5lDgbZv4LjoWUYI043JFxUzcoUhMsgIcnxYB9GCd9iUQKc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b=lIAY/hpf; arc=fail smtp.client-ip=40.107.14.58 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=X1MLjOPkQ98Nbq8isI5txiw+zGD/rGRTYa0B6sWUYnDYhiS79xO/B8uAM+5SetFIZj/zNHDvfmSC/2Yh9VPnO7ZZbIEqHvOyog3SLwi/A2VmZHhIeqAYm5VOAEyxIAQJGT/oUOl50QjLf/1bPZ25vcIWWClPXN7zJ/8T9g2H/2iAedi/PfsdezKyBk35P+IF0rs5yPa5IW7H37yij8IzKCB/Dy3ULTt2I0J16Z3r0V7GO1Px6IvIzVj6bVYQL4MTZuN1J/Vav8EIGEO/HURgFPTozTCJTIvV0Lo+BHe8izgc+WbS8Ea3PGZ85g3R6TTZsbe0T60borLz7yGsQzG9Zg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wzwFcTGpdJQ4kRlVNglsmMd3+dSjCH6FHmCQEDxfGqE=; b=W7YpnHyorUMZQv1rqDbvB/u3BNBNfPFGnhnzeM4x/ZiW7ugjA/y/KSuX39yKEXJPers1lj+BqZ2N0tIslwgFTTdmrW+mxUlP2X1UnlXtvRJ2HwzsgfFZd2/8IppEHI0RbitDJ4GJXFh/CBsmNmN4SKLeD6fATcEVLPJQSc9nZgQCo4et9jnQYjBvPB3gE1VsOBKsLvFdmm0GwkIBSs1F1Sr42BgbalcFSgiCZTQJYf2wmt/pLuxotre4yT9mhyvXvoGJFlDvGMNhZWqwWCOh+pab9Xt9Ijfrr0/oBdQk3/JWg78/FxJureYkh8n/Drm+K8Gz7qBUayGeouqgJF6ZmA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wzwFcTGpdJQ4kRlVNglsmMd3+dSjCH6FHmCQEDxfGqE=; b=lIAY/hpf66je/Z9P+k7+854NZPWQ9ra5UUhWb9dS1T7SYOLLr5+iVwguYfbHbWxwpee/uJnhTStYpgUYIXHZE/8OzFS0eicnCWqRT67THkbioja2jV+tS/hS01ojdR618y+J0OXmAKufk2qQoX4Z3ARrEXGPUaYIkmW9W/Kpa/E= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by VI1PR04MB6992.eurprd04.prod.outlook.com (2603:10a6:803:139::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7202.37; Tue, 23 Jan 2024 17:02:25 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::c8b4:5648:8948:e85c]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::c8b4:5648:8948:e85c%3]) with mapi id 15.20.7202.035; Tue, 23 Jan 2024 17:02:25 +0000 From: Frank Li <Frank.Li@nxp.com> To: thinh.nguyen@synopsys.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org Cc: Frank.Li@nxp.com, balbi@kernel.org, devicetree@vger.kernel.org, gregkh@linuxfoundation.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, mark.rutland@arm.com, mathias.nyman@intel.com, pku.leo@gmail.com, sergei.shtylyov@cogentembedded.com Subject: [PATCH 1/2] dt-bindings: usb: dwc3: Add system bus request info Date: Tue, 23 Jan 2024 12:02:05 -0500 Message-Id: <20240123170206.3702413-1-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: SJ0PR13CA0198.namprd13.prod.outlook.com (2603:10b6:a03:2c3::23) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|VI1PR04MB6992:EE_ X-MS-Office365-Filtering-Correlation-Id: 24f4ff8b-409c-4995-05fb-08dc1c351280 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: MyrWCc3b3mmzaUNY/EAfdLYtz2BXH8CY7uUzCNNSeqnbP0ZxgtETIu03UcJAU3iBeJopKznCrC+zAwDz5dr5AXERfZR20rzOAcQfOt5xdQ5pCntsz9obbFKxzNoG0KqvMavxMEoQkYPm6aS4JesX+/azqEVr0i/SP5OuAc9WwZW1waaWbTR49uOYPxqZdCxCEbKX1oWEyIVwDxrKHaIWXeOk8mDq67MgJRhfWxVCHZubheaijaOuAiczisbpwo0o2v6ENNrBxDlaQ7b1RE5HruIPK8xrWWD8CQTIzyAIIR/Z7P9ROQGrBiv+AGLp2UQ4yswXFWJIbWRTrBSJaDg5zYai0PYfW6gPX/wQQBQkDftrupntPmUjFPDGSgvYkMqhQOfNumD7OUCpIBZiuHS8POxFg6NAao7lldOyGxb4rafgeJ6sLjCmAuy9Y+zmNgTpq50YedbmvYi53NfZC8edlAsmuRbit5Q+Hr9UDcEnqblVMN8fmcCOOMgfSmXJXdIvG02vQvxmjY0yA73XvS67KGQNzrcewDLJStrvv1xTVIUdaFubUVVnYzyr39xxuGWZsnH/kU7uwvwOwqkjqWSMgHw/3WbZJJqoMOPgL9ewfi7ml1XF3wXKtFwkjzIClb8y X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366004)(396003)(39860400002)(376002)(136003)(346002)(230922051799003)(1800799012)(64100799003)(186009)(451199024)(38100700002)(2906002)(5660300002)(7416002)(36756003)(38350700005)(4326008)(6506007)(6512007)(6486002)(86362001)(52116002)(478600001)(2616005)(1076003)(6666004)(26005)(8676002)(8936002)(66946007)(316002)(66556008)(66476007)(41300700001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: hIsfS7ScJ+LFABtRAS10wDMerIQZe7prITjjdXjbpaR1nM0hf5C9MOyXUCspYnD+bCrhIRquhHYDYq2FAcdQaGNnxo4eLVYPvJT5nuDrnGSZRIpwRjWJjUJ1wIkaNuannEXxNkvrCfLxtP1Jhf24r3vrLZXVeSV56KStMPbvfh7FUoIzlJcQ9nz0TawiFyu8WOxqBfnDWDymxPXk5X1n5vizXOH9dAltJGH4TrCvedTTnSVCNYBAKxZMBznxNY6MlUPrU5FQWfZBLtTWFBVG/ChXKpRNpfxFgp7/JjV9hTcms+xVtqPUkPhMwqrei5XTAvFAvzUVp+2tNk/9IBNnA/ANEQnDUNVm5YA0RnVNMaBljpEN2d3+ln/CYqjyOgEOv66z22G9BXC976+IUAQnIPCbH0PPFsDyDS9Pv3El9Mzc0r/5tLILZXJSq7pbi6BVfrgmIDMborDP+JY09FrJCHH3yKnv67p0T1X2U++2MBuxuFMiRh7NDiVpo37djehJ4JzQRf9i7yOAO8aNRf0WKJOhpMJ9TUPr4IlO88qiUOaRqpA6NQv7g+SS508UFCIZb5DzOG+/ghF+HqmmIUirZKTNAHl7za66ym4WfncGWVkklnzTLDq1SMZgNdcsmn6xMD0NjDGE3wJfwa5R/D3GDgzqQPty9HEuhtNm+FpB40PRRE3KNBrzg9u5j9IfLP2e/CeM5KC1guhaCg1j4RYsaVuPL43CmnObUcL2k9T7Ks/QdgyS5kqpui9S8TIYsq4/1kqpMLjt1fs0iaAXCeONDViERkpNbM8Vnmoe246s0EOP7gqfGiKGZVpnG/5MHmNV1uebp35tjucV8Nc52jTckhKaQw0hLcUHIsZn6zBuXJ9KlF9ToLNDG2XR0ej7wSXhmwR+lMB6nc867N+boQH+E3bdhKUBpm9279qT3HdOOgPhX3kO/Az1KxXBNAJ6Tg2qknF5FOIUdJVc7hDpeY33Ynoj2ZDpPlrWE52iDPNcrPAaqHI8hPagM7EH4cL8/m+j7wplgN0mvjgcNtnimYq+Q8i9uNbuuCe1j7xXCRK1fI8dcLYlkkRdbwWALyV6p9FF4XB1tqDOtOie6DPY/YRV2rl9AO3cvX+hGyZql2t/QYTq/qb/t2tfYV+7kwo/81rBrljKpYmROlt1OmaN6Mk+eBjcombMEBcZi0OHseySaQ4TnW1SASvT6mlQgBTwD8gz4q0/1Ffbv8Jh97/M2CjUzZClI2Ej9JYsM9pT3cgtv2KYHfLuW/AYa8GzmASluHj68bOUh/ukhcppkkQT70nC2SbnIJgyXOn31AOC4+7cEj01mEgBB8Dwqm+xVLEkWr4QM79e+KWIwAONdK+B9HaWZR0vsaqXw1sqMHKOPLqqWcZsbcv9/TYJnQqUZTRdQGRCgj2nwJjxMiKyKch628Ul9SUaqnNYJwXJR+CSp2cbBFBNZ5FrC5zDfyQhcsz3gavx/lNGRIlE1WoMBAKx5rmUve5/2fCBsi23C+d+yGixMov5H13OKSMGZ5p7aWrTWwRsXn1TJPk86ZmpXMDKXsSaBiKHpDzgyYoeknM3ooYq11C/couvnlqrNmibWbJx5cTl X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 24f4ff8b-409c-4995-05fb-08dc1c351280 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Jan 2024 17:02:25.0405 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Oh22ZGI5omvhQNrjNCYXV1XhctFLJjH73rzbzH8gdj/32zHF1jsFzEWgKFas1ZYLvFcJgLBPimBXskm87ukf5w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB6992 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788903017440778445 X-GMAIL-MSGID: 1788903362050541876 |
Series |
[1/2] dt-bindings: usb: dwc3: Add system bus request info
|
|
Commit Message
Frank Li
Jan. 23, 2024, 5:02 p.m. UTC
Add device tree binding allow platform overwrite default value of *REQIN in
GSBUSCFG0.
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
.../devicetree/bindings/usb/snps,dwc3.yaml | 36 +++++++++++++++++++
1 file changed, 36 insertions(+)
Comments
On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > Add device tree binding allow platform overwrite default value of *REQIN in > > GSBUSCFG0. > > Why might a platform actually want to do this? Why does this need to be > set at the board level and being aware of which SoC is in use is not > sufficient for the driver to set the correct values? In snps,dwc3.yaml, there are already similary proptery, such as snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb driver keep consistent. And not all platform try enable hardware dma_cohenrence. It is configable for difference platform. Frank > > Thanks, > Conor. > > > > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > > --- > > .../devicetree/bindings/usb/snps,dwc3.yaml | 36 +++++++++++++++++++ > > 1 file changed, 36 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > index 8f5d250070c78..43e7fea3f6798 100644 > > --- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > +++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > @@ -439,6 +439,42 @@ properties: > > items: > > enum: [1, 4, 8, 16, 32, 64, 128, 256] > > > > + snps,des-wr-reqinfo: > > + description: Value for DESEWRREQIN of GSBUSCFG0 register. > > + ---------------------------------------------------------------- > > + MBUS_TYPE| bit[3] |bit[2] |bit[1] |bit[0] > > + ---------------------------------------------------------------- > > + AHB |Cacheable |Bufferable |Privilegge |Data > > + AXI3 |Write Allocate|Read Allocate|Cacheable |Bufferable > > + AXI4 |Allocate Other|Allocate |Modifiable |Bufferable > > + AXI4 |Other Allocate|Allocate |Modifiable |Bufferable > > + Native |Same as AXI |Same as AXI |Same as AXI|Same as AXI > > + ---------------------------------------------------------------- > > + The AHB, AXI3, AXI4, and PCIe busses use different names for certain > > + signals, which have the same meaning: > > + Bufferable = Posted > > + Cacheable = Modifiable = Snoop (negation of No Snoop) > > + $ref: /schemas/types.yaml#/definitions/uint8 > > + maxItem: 15 > > + > > + snps,des-rd-reqinfo: > > + description: Value for DESRDREQIN of GSBUSCFG0 register. ref > > + snps,des-wr-reqinfo > > + $ref: /schemas/types.yaml#/definitions/uint8 > > + maxItem: 15 > > + > > + snps,dat-wr-reqinfo: > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > + snps,des-wr-reqinfo > > + $ref: /schemas/types.yaml#/definitions/uint8 > > + maxItem: 15 > > + > > + snps,des-wr-reqinfo: > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > + snps,des-wr-reqinfo > > + $ref: /schemas/types.yaml#/definitions/uint8 > > + maxItem: 15 > > + > > num-hc-interrupters: > > maximum: 8 > > default: 1 > > -- > > 2.34.1 > >
On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > > On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > > Add device tree binding allow platform overwrite default value of *REQIN in > > > GSBUSCFG0. > > > > Why might a platform actually want to do this? Why does this need to be > > set at the board level and being aware of which SoC is in use is not > > sufficient for the driver to set the correct values? > > In snps,dwc3.yaml, there are already similary proptery, such as > snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > driver keep consistent. And not all platform try enable hardware > dma_cohenrence. It is configable for difference platform. When you say "platform", what do you mean? I understand that term to mean a combination of board, soc and firmware. > > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > > > --- > > > .../devicetree/bindings/usb/snps,dwc3.yaml | 36 +++++++++++++++++++ > > > 1 file changed, 36 insertions(+) > > > > > > diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > index 8f5d250070c78..43e7fea3f6798 100644 > > > --- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > +++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > @@ -439,6 +439,42 @@ properties: > > > items: > > > enum: [1, 4, 8, 16, 32, 64, 128, 256] > > > > > > + snps,des-wr-reqinfo: > > > + description: Value for DESEWRREQIN of GSBUSCFG0 register. > > > + ---------------------------------------------------------------- > > > + MBUS_TYPE| bit[3] |bit[2] |bit[1] |bit[0] > > > + ---------------------------------------------------------------- > > > + AHB |Cacheable |Bufferable |Privilegge |Data > > > + AXI3 |Write Allocate|Read Allocate|Cacheable |Bufferable > > > + AXI4 |Allocate Other|Allocate |Modifiable |Bufferable > > > + AXI4 |Other Allocate|Allocate |Modifiable |Bufferable > > > + Native |Same as AXI |Same as AXI |Same as AXI|Same as AXI > > > + ---------------------------------------------------------------- > > > + The AHB, AXI3, AXI4, and PCIe busses use different names for certain > > > + signals, which have the same meaning: > > > + Bufferable = Posted > > > + Cacheable = Modifiable = Snoop (negation of No Snoop) > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > + maxItem: 15 > > > + > > > + snps,des-rd-reqinfo: > > > + description: Value for DESRDREQIN of GSBUSCFG0 register. ref > > > + snps,des-wr-reqinfo > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > + maxItem: 15 > > > + > > > + snps,dat-wr-reqinfo: > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > + snps,des-wr-reqinfo > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > + maxItem: 15 > > > + > > > + snps,des-wr-reqinfo: > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > + snps,des-wr-reqinfo > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > + maxItem: 15 > > > + > > > num-hc-interrupters: > > > maximum: 8 > > > default: 1 > > > -- > > > 2.34.1 > > > > >
On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > > On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > > > On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > > > Add device tree binding allow platform overwrite default value of *REQIN in > > > > GSBUSCFG0. > > > > > > Why might a platform actually want to do this? Why does this need to be > > > set at the board level and being aware of which SoC is in use is not > > > sufficient for the driver to set the correct values? > > > > In snps,dwc3.yaml, there are already similary proptery, such as > > snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > > driver keep consistent. And not all platform try enable hardware > > dma_cohenrence. It is configable for difference platform. > > When you say "platform", what do you mean? I understand that term to > mean a combination of board, soc and firmware. In my company's environment, "platform" is "board". I will use "board" in future. Is it big difference here? Frank > > > > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > > > > --- > > > > .../devicetree/bindings/usb/snps,dwc3.yaml | 36 +++++++++++++++++++ > > > > 1 file changed, 36 insertions(+) > > > > > > > > diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > index 8f5d250070c78..43e7fea3f6798 100644 > > > > --- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > +++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > @@ -439,6 +439,42 @@ properties: > > > > items: > > > > enum: [1, 4, 8, 16, 32, 64, 128, 256] > > > > > > > > + snps,des-wr-reqinfo: > > > > + description: Value for DESEWRREQIN of GSBUSCFG0 register. > > > > + ---------------------------------------------------------------- > > > > + MBUS_TYPE| bit[3] |bit[2] |bit[1] |bit[0] > > > > + ---------------------------------------------------------------- > > > > + AHB |Cacheable |Bufferable |Privilegge |Data > > > > + AXI3 |Write Allocate|Read Allocate|Cacheable |Bufferable > > > > + AXI4 |Allocate Other|Allocate |Modifiable |Bufferable > > > > + AXI4 |Other Allocate|Allocate |Modifiable |Bufferable > > > > + Native |Same as AXI |Same as AXI |Same as AXI|Same as AXI > > > > + ---------------------------------------------------------------- > > > > + The AHB, AXI3, AXI4, and PCIe busses use different names for certain > > > > + signals, which have the same meaning: > > > > + Bufferable = Posted > > > > + Cacheable = Modifiable = Snoop (negation of No Snoop) > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > + maxItem: 15 > > > > + > > > > + snps,des-rd-reqinfo: > > > > + description: Value for DESRDREQIN of GSBUSCFG0 register. ref > > > > + snps,des-wr-reqinfo > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > + maxItem: 15 > > > > + > > > > + snps,dat-wr-reqinfo: > > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > > + snps,des-wr-reqinfo > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > + maxItem: 15 > > > > + > > > > + snps,des-wr-reqinfo: > > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > > + snps,des-wr-reqinfo > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > + maxItem: 15 > > > > + > > > > num-hc-interrupters: > > > > maximum: 8 > > > > default: 1 > > > > -- > > > > 2.34.1 > > > > > > > >
On Tue, 23 Jan 2024 12:02:05 -0500, Frank Li wrote: > Add device tree binding allow platform overwrite default value of *REQIN in > GSBUSCFG0. > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > --- > .../devicetree/bindings/usb/snps,dwc3.yaml | 36 +++++++++++++++++++ > 1 file changed, 36 insertions(+) > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: /Documentation/devicetree/bindings/usb/snps,dwc3.yaml:447:43: [error] syntax error: mapping values are not allowed here (syntax) dtschema/dtc warnings/errors: make[2]: *** Deleting file 'Documentation/devicetree/bindings/usb/snps,dwc3.example.dts' Documentation/devicetree/bindings/usb/snps,dwc3.yaml:447:43: mapping values are not allowed in this context make[2]: *** [Documentation/devicetree/bindings/Makefile:26: Documentation/devicetree/bindings/usb/snps,dwc3.example.dts] Error 1 make[2]: *** Waiting for unfinished jobs.... /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/ti,keystone-dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/samsung,exynos-dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/fsl,imx8mp-dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/rockchip,dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/rockchip,rk3399-dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/amlogic,meson-g12a-usb-ctrl.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/ti,am62-usb.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/realtek,rtd-dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/fsl,imx8mq-dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/intel,keembay-dwc3.yaml: mapping values are not allowed in this context in "<unicode string>", line 447, column 43 /Documentation/devicetree/bindings/usb/snps,dwc3.yaml:447:43: mapping values are not allowed in this context /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/usb/snps,dwc3.yaml: ignoring, error parsing file make[1]: *** [/builds/robherring/dt-review-ci/linux/Makefile:1428: dt_binding_check] Error 2 make: *** [Makefile:240: __sub-make] Error 2 doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/20240123170206.3702413-1-Frank.Li@nxp.com The base for the series is generally the latest rc1. A different dependency should be noted in *this* patch. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit after running the above command yourself. Note that DT_SCHEMA_FILES can be set to your schema file to speed up checking your schema. However, it must be unset to test all examples with your schema.
On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > > On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > > > On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > > > > On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > > > > Add device tree binding allow platform overwrite default value of *REQIN in > > > > > GSBUSCFG0. > > > > > > > > Why might a platform actually want to do this? Why does this need to be > > > > set at the board level and being aware of which SoC is in use is not > > > > sufficient for the driver to set the correct values? > > > > > > In snps,dwc3.yaml, there are already similary proptery, such as > > > snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > > > driver keep consistent. And not all platform try enable hardware > > > dma_cohenrence. It is configable for difference platform. > > > > When you say "platform", what do you mean? I understand that term to > > mean a combination of board, soc and firmware. > > In my company's environment, "platform" is "board". I will use "board" in > future. Is it big difference here? Nah, that's close enough that it makes no difference here. I'd still like an explanation for why a platform would need to actually set these properties though, and why information about coherency cannot be determined from whether or not the boss the usb controller is on is communicated to be dma coherent via the existing devicetree properties for that purpose. Thanks, Conor. > > > > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > > > > > --- > > > > > .../devicetree/bindings/usb/snps,dwc3.yaml | 36 +++++++++++++++++++ > > > > > 1 file changed, 36 insertions(+) > > > > > > > > > > diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > > index 8f5d250070c78..43e7fea3f6798 100644 > > > > > --- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > > +++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > > @@ -439,6 +439,42 @@ properties: > > > > > items: > > > > > enum: [1, 4, 8, 16, 32, 64, 128, 256] > > > > > > > > > > + snps,des-wr-reqinfo: > > > > > + description: Value for DESEWRREQIN of GSBUSCFG0 register. > > > > > + ---------------------------------------------------------------- > > > > > + MBUS_TYPE| bit[3] |bit[2] |bit[1] |bit[0] > > > > > + ---------------------------------------------------------------- > > > > > + AHB |Cacheable |Bufferable |Privilegge |Data > > > > > + AXI3 |Write Allocate|Read Allocate|Cacheable |Bufferable > > > > > + AXI4 |Allocate Other|Allocate |Modifiable |Bufferable > > > > > + AXI4 |Other Allocate|Allocate |Modifiable |Bufferable > > > > > + Native |Same as AXI |Same as AXI |Same as AXI|Same as AXI > > > > > + ---------------------------------------------------------------- > > > > > + The AHB, AXI3, AXI4, and PCIe busses use different names for certain > > > > > + signals, which have the same meaning: > > > > > + Bufferable = Posted > > > > > + Cacheable = Modifiable = Snoop (negation of No Snoop) > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > + maxItem: 15 > > > > > + > > > > > + snps,des-rd-reqinfo: > > > > > + description: Value for DESRDREQIN of GSBUSCFG0 register. ref > > > > > + snps,des-wr-reqinfo > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > + maxItem: 15 > > > > > + > > > > > + snps,dat-wr-reqinfo: > > > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > > > + snps,des-wr-reqinfo > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > + maxItem: 15 > > > > > + > > > > > + snps,des-wr-reqinfo: > > > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > > > + snps,des-wr-reqinfo > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > + maxItem: 15 > > > > > + > > > > > num-hc-interrupters: > > > > > maximum: 8 > > > > > default: 1 > > > > > -- > > > > > 2.34.1 > > > > > > > > > > > > >
On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: > On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > > On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > > > On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > > > > On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > > > > > On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > > > > > Add device tree binding allow platform overwrite default value of *REQIN in > > > > > > GSBUSCFG0. > > > > > > > > > > Why might a platform actually want to do this? Why does this need to be > > > > > set at the board level and being aware of which SoC is in use is not > > > > > sufficient for the driver to set the correct values? > > > > > > > > In snps,dwc3.yaml, there are already similary proptery, such as > > > > snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > > > > driver keep consistent. And not all platform try enable hardware > > > > dma_cohenrence. It is configable for difference platform. > > > > > > When you say "platform", what do you mean? I understand that term to > > > mean a combination of board, soc and firmware. > > > > In my company's environment, "platform" is "board". I will use "board" in > > future. Is it big difference here? > > Nah, that's close enough that it makes no difference here. > > I'd still like an explanation for why a platform would need to actually > set these properties though, and why information about coherency cannot > be determined from whether or not the boss the usb controller is on is > communicated to be dma coherent via the existing devicetree properties > for that purpose. Actually, I am not very clear about reason. I guest maybe treat off power consumption and performance. What's your judgement about proptery, which should be in dts. Such as reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed value for every SOC. The board dts never change these. But for this "snps,*-reqinfo", you don't like put into dts? There are similar case at 2019, https://lore.kernel.org/linux-devicetree/CADRPPNRHOda+ZfB25CeqReXBb-MrB1oAeTHF-3muXVExn+G+Dg@mail.gmail.com/ look like, this thread prefer quirk proptery method. Frank > > Thanks, > Conor. > > > > > > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > > > > > > --- > > > > > > .../devicetree/bindings/usb/snps,dwc3.yaml | 36 +++++++++++++++++++ > > > > > > 1 file changed, 36 insertions(+) > > > > > > > > > > > > diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > > > index 8f5d250070c78..43e7fea3f6798 100644 > > > > > > --- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > > > +++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml > > > > > > @@ -439,6 +439,42 @@ properties: > > > > > > items: > > > > > > enum: [1, 4, 8, 16, 32, 64, 128, 256] > > > > > > > > > > > > + snps,des-wr-reqinfo: > > > > > > + description: Value for DESEWRREQIN of GSBUSCFG0 register. > > > > > > + ---------------------------------------------------------------- > > > > > > + MBUS_TYPE| bit[3] |bit[2] |bit[1] |bit[0] > > > > > > + ---------------------------------------------------------------- > > > > > > + AHB |Cacheable |Bufferable |Privilegge |Data > > > > > > + AXI3 |Write Allocate|Read Allocate|Cacheable |Bufferable > > > > > > + AXI4 |Allocate Other|Allocate |Modifiable |Bufferable > > > > > > + AXI4 |Other Allocate|Allocate |Modifiable |Bufferable > > > > > > + Native |Same as AXI |Same as AXI |Same as AXI|Same as AXI > > > > > > + ---------------------------------------------------------------- > > > > > > + The AHB, AXI3, AXI4, and PCIe busses use different names for certain > > > > > > + signals, which have the same meaning: > > > > > > + Bufferable = Posted > > > > > > + Cacheable = Modifiable = Snoop (negation of No Snoop) > > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > > + maxItem: 15 > > > > > > + > > > > > > + snps,des-rd-reqinfo: > > > > > > + description: Value for DESRDREQIN of GSBUSCFG0 register. ref > > > > > > + snps,des-wr-reqinfo > > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > > + maxItem: 15 > > > > > > + > > > > > > + snps,dat-wr-reqinfo: > > > > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > > > > + snps,des-wr-reqinfo > > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > > + maxItem: 15 > > > > > > + > > > > > > + snps,des-wr-reqinfo: > > > > > > + description: Value for DATWRREQIN of GSBUSCFG0 register. ref > > > > > > + snps,des-wr-reqinfo > > > > > > + $ref: /schemas/types.yaml#/definitions/uint8 > > > > > > + maxItem: 15 > > > > > > + > > > > > > num-hc-interrupters: > > > > > > maximum: 8 > > > > > > default: 1 > > > > > > -- > > > > > > 2.34.1 > > > > > > > > > > > > > > > > > >
On 23/01/2024 20:22, Frank Li wrote: > On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: >> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: >>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: >>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: >>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: >>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: >>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in >>>>>>> GSBUSCFG0. >>>>>> >>>>>> Why might a platform actually want to do this? Why does this need to be >>>>>> set at the board level and being aware of which SoC is in use is not >>>>>> sufficient for the driver to set the correct values? >>>>> >>>>> In snps,dwc3.yaml, there are already similary proptery, such as >>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb >>>>> driver keep consistent. And not all platform try enable hardware >>>>> dma_cohenrence. It is configable for difference platform. >>>> >>>> When you say "platform", what do you mean? I understand that term to >>>> mean a combination of board, soc and firmware. >>> >>> In my company's environment, "platform" is "board". I will use "board" in >>> future. Is it big difference here? >> >> Nah, that's close enough that it makes no difference here. >> >> I'd still like an explanation for why a platform would need to actually >> set these properties though, and why information about coherency cannot >> be determined from whether or not the boss the usb controller is on is >> communicated to be dma coherent via the existing devicetree properties >> for that purpose. > > Actually, I am not very clear about reason. I guest maybe treat off power > consumption and performance. > > What's your judgement about proptery, which should be in dts. Such as > reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed > value for every SOC. The board dts never change these. Then it can be deduced from the compatible and there is no need for new properties. Best regards, Krzysztof
On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: > On 23/01/2024 20:22, Frank Li wrote: > > On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: > >> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > >>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > >>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > >>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > >>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > >>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in > >>>>>>> GSBUSCFG0. > >>>>>> > >>>>>> Why might a platform actually want to do this? Why does this need to be > >>>>>> set at the board level and being aware of which SoC is in use is not > >>>>>> sufficient for the driver to set the correct values? > >>>>> > >>>>> In snps,dwc3.yaml, there are already similary proptery, such as > >>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > >>>>> driver keep consistent. And not all platform try enable hardware > >>>>> dma_cohenrence. It is configable for difference platform. > >>>> > >>>> When you say "platform", what do you mean? I understand that term to > >>>> mean a combination of board, soc and firmware. > >>> > >>> In my company's environment, "platform" is "board". I will use "board" in > >>> future. Is it big difference here? > >> > >> Nah, that's close enough that it makes no difference here. > >> > >> I'd still like an explanation for why a platform would need to actually > >> set these properties though, and why information about coherency cannot > >> be determined from whether or not the boss the usb controller is on is > >> communicated to be dma coherent via the existing devicetree properties > >> for that purpose. > > > > Actually, I am not very clear about reason. I guest maybe treat off power > > consumption and performance. > > > > What's your judgement about proptery, which should be in dts. Such as > > reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed > > value for every SOC. The board dts never change these. > > Then it can be deduced from the compatible and there is no need for new > properties. Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb controller) appear regardless dma-cohorence or not, connect by AXI3 or AXI4, needn't add new propterties. Frank > > Best regards, > Krzysztof >
On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: > On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: > > On 23/01/2024 20:22, Frank Li wrote: > > > On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: > > >> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > > >>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > > >>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > > >>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > > >>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > >>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in > > >>>>>>> GSBUSCFG0. > > >>>>>> > > >>>>>> Why might a platform actually want to do this? Why does this need to be > > >>>>>> set at the board level and being aware of which SoC is in use is not > > >>>>>> sufficient for the driver to set the correct values? > > >>>>> > > >>>>> In snps,dwc3.yaml, there are already similary proptery, such as > > >>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > > >>>>> driver keep consistent. And not all platform try enable hardware > > >>>>> dma_cohenrence. It is configable for difference platform. > > >>>> > > >>>> When you say "platform", what do you mean? I understand that term to > > >>>> mean a combination of board, soc and firmware. > > >>> > > >>> In my company's environment, "platform" is "board". I will use "board" in > > >>> future. Is it big difference here? > > >> > > >> Nah, that's close enough that it makes no difference here. > > >> > > >> I'd still like an explanation for why a platform would need to actually > > >> set these properties though, and why information about coherency cannot > > >> be determined from whether or not the boss the usb controller is on is > > >> communicated to be dma coherent via the existing devicetree properties > > >> for that purpose. > > > > > > Actually, I am not very clear about reason. I guest maybe treat off power > > > consumption and performance. > > > > > > What's your judgement about proptery, which should be in dts. Such as > > > reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed > > > value for every SOC. The board dts never change these. > > > > Then it can be deduced from the compatible and there is no need for new > > properties. > > Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb > controller) appear regardless dma-cohorence or not, connect by AXI3 or > AXI4, needn't add new propterties. Anyone have objection? I will prepare v2 to fix rob's bot error. Frank > > Frank > > > > > Best regards, > > Krzysztof > >
On Mon, Jan 29, 2024 at 10:19:24AM -0500, Frank Li wrote: > On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: > > On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: > > > On 23/01/2024 20:22, Frank Li wrote: > > > > On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: > > > >> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > > > >>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > > > >>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > > > >>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > > > >>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > > >>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in > > > >>>>>>> GSBUSCFG0. > > > >>>>>> > > > >>>>>> Why might a platform actually want to do this? Why does this need to be > > > >>>>>> set at the board level and being aware of which SoC is in use is not > > > >>>>>> sufficient for the driver to set the correct values? > > > >>>>> > > > >>>>> In snps,dwc3.yaml, there are already similary proptery, such as > > > >>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > > > >>>>> driver keep consistent. And not all platform try enable hardware > > > >>>>> dma_cohenrence. It is configable for difference platform. > > > >>>> > > > >>>> When you say "platform", what do you mean? I understand that term to > > > >>>> mean a combination of board, soc and firmware. > > > >>> > > > >>> In my company's environment, "platform" is "board". I will use "board" in > > > >>> future. Is it big difference here? > > > >> > > > >> Nah, that's close enough that it makes no difference here. > > > >> > > > >> I'd still like an explanation for why a platform would need to actually > > > >> set these properties though, and why information about coherency cannot > > > >> be determined from whether or not the boss the usb controller is on is > > > >> communicated to be dma coherent via the existing devicetree properties > > > >> for that purpose. > > > > > > > > Actually, I am not very clear about reason. I guest maybe treat off power > > > > consumption and performance. > > > > > > > > What's your judgement about proptery, which should be in dts. Such as > > > > reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed > > > > value for every SOC. The board dts never change these. > > > > > > Then it can be deduced from the compatible and there is no need for new > > > properties. > > > > Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb > > controller) appear regardless dma-cohorence or not, connect by AXI3 or > > AXI4, needn't add new propterties. > > Anyone have objection? I will prepare v2 to fix rob's bot error. I'm not sure what you want me to object to/not object to. Your last message said "needn't add new propterties", seemingly in agreement with Krzysztoff saying that it can be deduced from the compatible. That seems like a good way forward for me. Thanks, Conor.
On Mon, Jan 29, 2024 at 04:49:21PM +0000, Conor Dooley wrote: > On Mon, Jan 29, 2024 at 10:19:24AM -0500, Frank Li wrote: > > On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: > > > On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: > > > > On 23/01/2024 20:22, Frank Li wrote: > > > > > On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: > > > > >> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > > > > >>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > > > > >>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > > > > >>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > > > > >>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > > > > >>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in > > > > >>>>>>> GSBUSCFG0. > > > > >>>>>> > > > > >>>>>> Why might a platform actually want to do this? Why does this need to be > > > > >>>>>> set at the board level and being aware of which SoC is in use is not > > > > >>>>>> sufficient for the driver to set the correct values? > > > > >>>>> > > > > >>>>> In snps,dwc3.yaml, there are already similary proptery, such as > > > > >>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > > > > >>>>> driver keep consistent. And not all platform try enable hardware > > > > >>>>> dma_cohenrence. It is configable for difference platform. > > > > >>>> > > > > >>>> When you say "platform", what do you mean? I understand that term to > > > > >>>> mean a combination of board, soc and firmware. > > > > >>> > > > > >>> In my company's environment, "platform" is "board". I will use "board" in > > > > >>> future. Is it big difference here? > > > > >> > > > > >> Nah, that's close enough that it makes no difference here. > > > > >> > > > > >> I'd still like an explanation for why a platform would need to actually > > > > >> set these properties though, and why information about coherency cannot > > > > >> be determined from whether or not the boss the usb controller is on is > > > > >> communicated to be dma coherent via the existing devicetree properties > > > > >> for that purpose. > > > > > > > > > > Actually, I am not very clear about reason. I guest maybe treat off power > > > > > consumption and performance. > > > > > > > > > > What's your judgement about proptery, which should be in dts. Such as > > > > > reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed > > > > > value for every SOC. The board dts never change these. > > > > > > > > Then it can be deduced from the compatible and there is no need for new > > > > properties. > > > > > > Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb > > > controller) appear regardless dma-cohorence or not, connect by AXI3 or > > > AXI4, needn't add new propterties. > > > > Anyone have objection? I will prepare v2 to fix rob's bot error. > > I'm not sure what you want me to object to/not object to. > Your last message said "needn't add new propterties", seemingly in > agreement with Krzysztoff saying that it can be deduced from the > compatible. That seems like a good way forward for me. Okay, let me clear it again. dwc usb is quite common IP. The below is what reason why need "*reginfo* instead of using compatible string. 1. *reginfo* property is decscript hardware behevior, which will be changed at difference SOC. 2. it may change at board level according to if enable dma coherence. 3. dwc core part is quite common, all SOC using common "snps, dwc3" as core-part, all soc specific "nxp, dwc3 *", "qcom, dwc3*" is used for glue logic part. 4. using *reginfo* can reduce add more strange compatible string such as "nxp, dwc3-core" ... 5. *reginfo* property likes "reg", "clk", and align what Kryzystoff said. "reg", "clk" is fixed for specfic SOC. These can help reduce "compatible" string number. "reginfo" do the same work as "reg", "clk" .. Frank > > Thanks, > Conor.
On 29/01/2024 18:41, Frank Li wrote: > On Mon, Jan 29, 2024 at 04:49:21PM +0000, Conor Dooley wrote: >> On Mon, Jan 29, 2024 at 10:19:24AM -0500, Frank Li wrote: >>> On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: >>>> On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: >>>>> On 23/01/2024 20:22, Frank Li wrote: >>>>>> On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: >>>>>>> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: >>>>>>>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: >>>>>>>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: >>>>>>>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: >>>>>>>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: >>>>>>>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in >>>>>>>>>>>> GSBUSCFG0. >>>>>>>>>>> >>>>>>>>>>> Why might a platform actually want to do this? Why does this need to be >>>>>>>>>>> set at the board level and being aware of which SoC is in use is not >>>>>>>>>>> sufficient for the driver to set the correct values? >>>>>>>>>> >>>>>>>>>> In snps,dwc3.yaml, there are already similary proptery, such as >>>>>>>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb >>>>>>>>>> driver keep consistent. And not all platform try enable hardware >>>>>>>>>> dma_cohenrence. It is configable for difference platform. >>>>>>>>> >>>>>>>>> When you say "platform", what do you mean? I understand that term to >>>>>>>>> mean a combination of board, soc and firmware. >>>>>>>> >>>>>>>> In my company's environment, "platform" is "board". I will use "board" in >>>>>>>> future. Is it big difference here? >>>>>>> >>>>>>> Nah, that's close enough that it makes no difference here. >>>>>>> >>>>>>> I'd still like an explanation for why a platform would need to actually >>>>>>> set these properties though, and why information about coherency cannot >>>>>>> be determined from whether or not the boss the usb controller is on is >>>>>>> communicated to be dma coherent via the existing devicetree properties >>>>>>> for that purpose. >>>>>> >>>>>> Actually, I am not very clear about reason. I guest maybe treat off power >>>>>> consumption and performance. >>>>>> >>>>>> What's your judgement about proptery, which should be in dts. Such as >>>>>> reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed >>>>>> value for every SOC. The board dts never change these. >>>>> >>>>> Then it can be deduced from the compatible and there is no need for new >>>>> properties. >>>> >>>> Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb >>>> controller) appear regardless dma-cohorence or not, connect by AXI3 or >>>> AXI4, needn't add new propterties. >>> >>> Anyone have objection? I will prepare v2 to fix rob's bot error. >> >> I'm not sure what you want me to object to/not object to. >> Your last message said "needn't add new propterties", seemingly in >> agreement with Krzysztoff saying that it can be deduced from the >> compatible. That seems like a good way forward for me. > > Okay, let me clear it again. dwc usb is quite common IP. The below is > what reason why need "*reginfo* instead of using compatible string. > > 1. *reginfo* property is decscript hardware behevior, which will be changed > at difference SOC. > 2. it may change at board level according to if enable dma coherence. dma coherence is not a board property. Anyway, you said it will never change in the board. > 3. dwc core part is quite common, all SOC using common "snps, dwc3" as > core-part, all soc specific "nxp, dwc3 *", "qcom, dwc3*" is used for glue > logic part. And all should be having dedicated compatibles. > 4. using *reginfo* can reduce add more strange compatible string such as > "nxp, dwc3-core" ... > 5. *reginfo* property likes "reg", "clk", and align what Kryzystoff said. > "reg", "clk" is fixed for specfic SOC. These can help reduce "compatible" > string number. "reginfo" do the same work as "reg", "clk" .. So again, reginfo is fixed for specific SoC? So it can be deduced from compatible. I don't know what to say more here... so let's be clear that you understood me: NAK Best regards, Krzysztof
On Tue, Jan 30, 2024 at 08:40:29AM +0100, Krzysztof Kozlowski wrote: > On 29/01/2024 18:41, Frank Li wrote: > > On Mon, Jan 29, 2024 at 04:49:21PM +0000, Conor Dooley wrote: > >> On Mon, Jan 29, 2024 at 10:19:24AM -0500, Frank Li wrote: > >>> On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: > >>>> On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: > >>>>> On 23/01/2024 20:22, Frank Li wrote: > >>>>>> On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: > >>>>>>> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > >>>>>>>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > >>>>>>>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > >>>>>>>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > >>>>>>>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > >>>>>>>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in > >>>>>>>>>>>> GSBUSCFG0. > >>>>>>>>>>> > >>>>>>>>>>> Why might a platform actually want to do this? Why does this need to be > >>>>>>>>>>> set at the board level and being aware of which SoC is in use is not > >>>>>>>>>>> sufficient for the driver to set the correct values? > >>>>>>>>>> > >>>>>>>>>> In snps,dwc3.yaml, there are already similary proptery, such as > >>>>>>>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > >>>>>>>>>> driver keep consistent. And not all platform try enable hardware > >>>>>>>>>> dma_cohenrence. It is configable for difference platform. > >>>>>>>>> > >>>>>>>>> When you say "platform", what do you mean? I understand that term to > >>>>>>>>> mean a combination of board, soc and firmware. > >>>>>>>> > >>>>>>>> In my company's environment, "platform" is "board". I will use "board" in > >>>>>>>> future. Is it big difference here? > >>>>>>> > >>>>>>> Nah, that's close enough that it makes no difference here. > >>>>>>> > >>>>>>> I'd still like an explanation for why a platform would need to actually > >>>>>>> set these properties though, and why information about coherency cannot > >>>>>>> be determined from whether or not the boss the usb controller is on is > >>>>>>> communicated to be dma coherent via the existing devicetree properties > >>>>>>> for that purpose. > >>>>>> > >>>>>> Actually, I am not very clear about reason. I guest maybe treat off power > >>>>>> consumption and performance. > >>>>>> > >>>>>> What's your judgement about proptery, which should be in dts. Such as > >>>>>> reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed > >>>>>> value for every SOC. The board dts never change these. > >>>>> > >>>>> Then it can be deduced from the compatible and there is no need for new > >>>>> properties. > >>>> > >>>> Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb > >>>> controller) appear regardless dma-cohorence or not, connect by AXI3 or > >>>> AXI4, needn't add new propterties. > >>> > >>> Anyone have objection? I will prepare v2 to fix rob's bot error. > >> > >> I'm not sure what you want me to object to/not object to. > >> Your last message said "needn't add new propterties", seemingly in > >> agreement with Krzysztoff saying that it can be deduced from the > >> compatible. That seems like a good way forward for me. > > > > Okay, let me clear it again. dwc usb is quite common IP. The below is > > what reason why need "*reginfo* instead of using compatible string. > > > > 1. *reginfo* property is decscript hardware behevior, which will be changed > > at difference SOC. > > 2. it may change at board level according to if enable dma coherence. > > dma coherence is not a board property. Anyway, you said it will never > change in the board. Sorry, let's correct what my previous said. There are two kinds bus in system, one is dma_coherence, the other is none dma_coherence. There are some dwc usb core ip, which is the exact the same. Some connect to dma_coherence bus, some connect to non-dma_coherence bus. So dma_coherence will be varible for this case. we need set *reginfo* for dwc usb core, which connnect to dma_coherence bus. not set "reginfo* for the dwc usb core, which connect to none dma_coherence bus. If use difference compatible string, that's means using difference compatible string to descript one same hardware. You reject this method at my svc-i3c-master\svc-i3c-target patches. Frank > > > 3. dwc core part is quite common, all SOC using common "snps, dwc3" as > > core-part, all soc specific "nxp, dwc3 *", "qcom, dwc3*" is used for glue > > logic part. > > And all should be having dedicated compatibles. > > > 4. using *reginfo* can reduce add more strange compatible string such as > > "nxp, dwc3-core" ... > > 5. *reginfo* property likes "reg", "clk", and align what Kryzystoff said. > > "reg", "clk" is fixed for specfic SOC. These can help reduce "compatible" > > string number. "reginfo" do the same work as "reg", "clk" .. > > So again, reginfo is fixed for specific SoC? So it can be deduced from > compatible. > > I don't know what to say more here... so let's be clear that you > understood me: > > NAK > > Best regards, > Krzysztof >
On 30/01/2024 16:20, Frank Li wrote: > On Tue, Jan 30, 2024 at 08:40:29AM +0100, Krzysztof Kozlowski wrote: >> On 29/01/2024 18:41, Frank Li wrote: >>> On Mon, Jan 29, 2024 at 04:49:21PM +0000, Conor Dooley wrote: >>>> On Mon, Jan 29, 2024 at 10:19:24AM -0500, Frank Li wrote: >>>>> On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: >>>>>> On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: >>>>>>> On 23/01/2024 20:22, Frank Li wrote: >>>>>>>> On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: >>>>>>>>> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: >>>>>>>>>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: >>>>>>>>>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: >>>>>>>>>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: >>>>>>>>>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: >>>>>>>>>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in >>>>>>>>>>>>>> GSBUSCFG0. >>>>>>>>>>>>> >>>>>>>>>>>>> Why might a platform actually want to do this? Why does this need to be >>>>>>>>>>>>> set at the board level and being aware of which SoC is in use is not >>>>>>>>>>>>> sufficient for the driver to set the correct values? >>>>>>>>>>>> >>>>>>>>>>>> In snps,dwc3.yaml, there are already similary proptery, such as >>>>>>>>>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb >>>>>>>>>>>> driver keep consistent. And not all platform try enable hardware >>>>>>>>>>>> dma_cohenrence. It is configable for difference platform. >>>>>>>>>>> >>>>>>>>>>> When you say "platform", what do you mean? I understand that term to >>>>>>>>>>> mean a combination of board, soc and firmware. >>>>>>>>>> >>>>>>>>>> In my company's environment, "platform" is "board". I will use "board" in >>>>>>>>>> future. Is it big difference here? >>>>>>>>> >>>>>>>>> Nah, that's close enough that it makes no difference here. >>>>>>>>> >>>>>>>>> I'd still like an explanation for why a platform would need to actually >>>>>>>>> set these properties though, and why information about coherency cannot >>>>>>>>> be determined from whether or not the boss the usb controller is on is >>>>>>>>> communicated to be dma coherent via the existing devicetree properties >>>>>>>>> for that purpose. >>>>>>>> >>>>>>>> Actually, I am not very clear about reason. I guest maybe treat off power >>>>>>>> consumption and performance. >>>>>>>> >>>>>>>> What's your judgement about proptery, which should be in dts. Such as >>>>>>>> reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed >>>>>>>> value for every SOC. The board dts never change these. >>>>>>> >>>>>>> Then it can be deduced from the compatible and there is no need for new >>>>>>> properties. >>>>>> >>>>>> Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb >>>>>> controller) appear regardless dma-cohorence or not, connect by AXI3 or >>>>>> AXI4, needn't add new propterties. >>>>> >>>>> Anyone have objection? I will prepare v2 to fix rob's bot error. >>>> >>>> I'm not sure what you want me to object to/not object to. >>>> Your last message said "needn't add new propterties", seemingly in >>>> agreement with Krzysztoff saying that it can be deduced from the >>>> compatible. That seems like a good way forward for me. >>> >>> Okay, let me clear it again. dwc usb is quite common IP. The below is >>> what reason why need "*reginfo* instead of using compatible string. >>> >>> 1. *reginfo* property is decscript hardware behevior, which will be changed >>> at difference SOC. >>> 2. it may change at board level according to if enable dma coherence. >> >> dma coherence is not a board property. Anyway, you said it will never >> change in the board. > > Sorry, let's correct what my previous said. There are two kinds bus in > system, one is dma_coherence, the other is none dma_coherence. There are > some dwc usb core ip, which is the exact the same. Some connect to > dma_coherence bus, some connect to non-dma_coherence bus. > > So dma_coherence will be varible for this case. we need set *reginfo* for > dwc usb core, which connnect to dma_coherence bus. not set "reginfo* for > the dwc usb core, which connect to none dma_coherence bus. OK, that makes sense. Please provide link to upstream DTS (mainline/next/lore link/other upstream projects) showing this. Best regards, Krzysztof
On Tue, Jan 30, 2024 at 05:10:54PM +0100, Krzysztof Kozlowski wrote: > On 30/01/2024 16:20, Frank Li wrote: > > On Tue, Jan 30, 2024 at 08:40:29AM +0100, Krzysztof Kozlowski wrote: > >> On 29/01/2024 18:41, Frank Li wrote: > >>> On Mon, Jan 29, 2024 at 04:49:21PM +0000, Conor Dooley wrote: > >>>> On Mon, Jan 29, 2024 at 10:19:24AM -0500, Frank Li wrote: > >>>>> On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: > >>>>>> On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: > >>>>>>> On 23/01/2024 20:22, Frank Li wrote: > >>>>>>>> On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: > >>>>>>>>> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: > >>>>>>>>>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: > >>>>>>>>>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: > >>>>>>>>>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: > >>>>>>>>>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: > >>>>>>>>>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in > >>>>>>>>>>>>>> GSBUSCFG0. > >>>>>>>>>>>>> > >>>>>>>>>>>>> Why might a platform actually want to do this? Why does this need to be > >>>>>>>>>>>>> set at the board level and being aware of which SoC is in use is not > >>>>>>>>>>>>> sufficient for the driver to set the correct values? > >>>>>>>>>>>> > >>>>>>>>>>>> In snps,dwc3.yaml, there are already similary proptery, such as > >>>>>>>>>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb > >>>>>>>>>>>> driver keep consistent. And not all platform try enable hardware > >>>>>>>>>>>> dma_cohenrence. It is configable for difference platform. > >>>>>>>>>>> > >>>>>>>>>>> When you say "platform", what do you mean? I understand that term to > >>>>>>>>>>> mean a combination of board, soc and firmware. > >>>>>>>>>> > >>>>>>>>>> In my company's environment, "platform" is "board". I will use "board" in > >>>>>>>>>> future. Is it big difference here? > >>>>>>>>> > >>>>>>>>> Nah, that's close enough that it makes no difference here. > >>>>>>>>> > >>>>>>>>> I'd still like an explanation for why a platform would need to actually > >>>>>>>>> set these properties though, and why information about coherency cannot > >>>>>>>>> be determined from whether or not the boss the usb controller is on is > >>>>>>>>> communicated to be dma coherent via the existing devicetree properties > >>>>>>>>> for that purpose. > >>>>>>>> > >>>>>>>> Actually, I am not very clear about reason. I guest maybe treat off power > >>>>>>>> consumption and performance. > >>>>>>>> > >>>>>>>> What's your judgement about proptery, which should be in dts. Such as > >>>>>>>> reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed > >>>>>>>> value for every SOC. The board dts never change these. > >>>>>>> > >>>>>>> Then it can be deduced from the compatible and there is no need for new > >>>>>>> properties. > >>>>>> > >>>>>> Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb > >>>>>> controller) appear regardless dma-cohorence or not, connect by AXI3 or > >>>>>> AXI4, needn't add new propterties. > >>>>> > >>>>> Anyone have objection? I will prepare v2 to fix rob's bot error. > >>>> > >>>> I'm not sure what you want me to object to/not object to. > >>>> Your last message said "needn't add new propterties", seemingly in > >>>> agreement with Krzysztoff saying that it can be deduced from the > >>>> compatible. That seems like a good way forward for me. > >>> > >>> Okay, let me clear it again. dwc usb is quite common IP. The below is > >>> what reason why need "*reginfo* instead of using compatible string. > >>> > >>> 1. *reginfo* property is decscript hardware behevior, which will be changed > >>> at difference SOC. > >>> 2. it may change at board level according to if enable dma coherence. > >> > >> dma coherence is not a board property. Anyway, you said it will never > >> change in the board. > > > > Sorry, let's correct what my previous said. There are two kinds bus in > > system, one is dma_coherence, the other is none dma_coherence. There are > > some dwc usb core ip, which is the exact the same. Some connect to > > dma_coherence bus, some connect to non-dma_coherence bus. > > > > So dma_coherence will be varible for this case. we need set *reginfo* for > > dwc usb core, which connnect to dma_coherence bus. not set "reginfo* for > > the dwc usb core, which connect to none dma_coherence bus. > > OK, that makes sense. Please provide link to upstream DTS > (mainline/next/lore link/other upstream projects) showing this. Look like I still have not found the real case yet. But I think it is existed (maybe not upstream yet). Can I forward using this method? Frank > > Best regards, > Krzysztof >
On 08/02/2024 22:20, Frank Li wrote: > On Tue, Jan 30, 2024 at 05:10:54PM +0100, Krzysztof Kozlowski wrote: >> On 30/01/2024 16:20, Frank Li wrote: >>> On Tue, Jan 30, 2024 at 08:40:29AM +0100, Krzysztof Kozlowski wrote: >>>> On 29/01/2024 18:41, Frank Li wrote: >>>>> On Mon, Jan 29, 2024 at 04:49:21PM +0000, Conor Dooley wrote: >>>>>> On Mon, Jan 29, 2024 at 10:19:24AM -0500, Frank Li wrote: >>>>>>> On Tue, Jan 23, 2024 at 05:23:53PM -0500, Frank Li wrote: >>>>>>>> On Tue, Jan 23, 2024 at 10:46:39PM +0100, Krzysztof Kozlowski wrote: >>>>>>>>> On 23/01/2024 20:22, Frank Li wrote: >>>>>>>>>> On Tue, Jan 23, 2024 at 06:42:27PM +0000, Conor Dooley wrote: >>>>>>>>>>> On Tue, Jan 23, 2024 at 01:02:21PM -0500, Frank Li wrote: >>>>>>>>>>>> On Tue, Jan 23, 2024 at 05:51:48PM +0000, Conor Dooley wrote: >>>>>>>>>>>>> On Tue, Jan 23, 2024 at 12:49:27PM -0500, Frank Li wrote: >>>>>>>>>>>>>> On Tue, Jan 23, 2024 at 05:27:13PM +0000, Conor Dooley wrote: >>>>>>>>>>>>>>> On Tue, Jan 23, 2024 at 12:02:05PM -0500, Frank Li wrote: >>>>>>>>>>>>>>>> Add device tree binding allow platform overwrite default value of *REQIN in >>>>>>>>>>>>>>>> GSBUSCFG0. >>>>>>>>>>>>>>> >>>>>>>>>>>>>>> Why might a platform actually want to do this? Why does this need to be >>>>>>>>>>>>>>> set at the board level and being aware of which SoC is in use is not >>>>>>>>>>>>>>> sufficient for the driver to set the correct values? >>>>>>>>>>>>>> >>>>>>>>>>>>>> In snps,dwc3.yaml, there are already similary proptery, such as >>>>>>>>>>>>>> snps,incr-burst-type-adjustment. Use this method can keep whole dwc3 usb >>>>>>>>>>>>>> driver keep consistent. And not all platform try enable hardware >>>>>>>>>>>>>> dma_cohenrence. It is configable for difference platform. >>>>>>>>>>>>> >>>>>>>>>>>>> When you say "platform", what do you mean? I understand that term to >>>>>>>>>>>>> mean a combination of board, soc and firmware. >>>>>>>>>>>> >>>>>>>>>>>> In my company's environment, "platform" is "board". I will use "board" in >>>>>>>>>>>> future. Is it big difference here? >>>>>>>>>>> >>>>>>>>>>> Nah, that's close enough that it makes no difference here. >>>>>>>>>>> >>>>>>>>>>> I'd still like an explanation for why a platform would need to actually >>>>>>>>>>> set these properties though, and why information about coherency cannot >>>>>>>>>>> be determined from whether or not the boss the usb controller is on is >>>>>>>>>>> communicated to be dma coherent via the existing devicetree properties >>>>>>>>>>> for that purpose. >>>>>>>>>> >>>>>>>>>> Actually, I am not very clear about reason. I guest maybe treat off power >>>>>>>>>> consumption and performance. >>>>>>>>>> >>>>>>>>>> What's your judgement about proptery, which should be in dts. Such as >>>>>>>>>> reg, clk, reset, dma and irq, which is tighted with SOC. It is the fixed >>>>>>>>>> value for every SOC. The board dts never change these. >>>>>>>>> >>>>>>>>> Then it can be deduced from the compatible and there is no need for new >>>>>>>>> properties. >>>>>>>> >>>>>>>> Okay, I think "*reqinfo" match this. When new Soc(using compatible dwc usb >>>>>>>> controller) appear regardless dma-cohorence or not, connect by AXI3 or >>>>>>>> AXI4, needn't add new propterties. >>>>>>> >>>>>>> Anyone have objection? I will prepare v2 to fix rob's bot error. >>>>>> >>>>>> I'm not sure what you want me to object to/not object to. >>>>>> Your last message said "needn't add new propterties", seemingly in >>>>>> agreement with Krzysztoff saying that it can be deduced from the >>>>>> compatible. That seems like a good way forward for me. >>>>> >>>>> Okay, let me clear it again. dwc usb is quite common IP. The below is >>>>> what reason why need "*reginfo* instead of using compatible string. >>>>> >>>>> 1. *reginfo* property is decscript hardware behevior, which will be changed >>>>> at difference SOC. >>>>> 2. it may change at board level according to if enable dma coherence. >>>> >>>> dma coherence is not a board property. Anyway, you said it will never >>>> change in the board. >>> >>> Sorry, let's correct what my previous said. There are two kinds bus in >>> system, one is dma_coherence, the other is none dma_coherence. There are >>> some dwc usb core ip, which is the exact the same. Some connect to >>> dma_coherence bus, some connect to non-dma_coherence bus. >>> >>> So dma_coherence will be varible for this case. we need set *reginfo* for >>> dwc usb core, which connnect to dma_coherence bus. not set "reginfo* for >>> the dwc usb core, which connect to none dma_coherence bus. >> >> OK, that makes sense. Please provide link to upstream DTS >> (mainline/next/lore link/other upstream projects) showing this. > > Look like I still have not found the real case yet. But I think it is > existed (maybe not upstream yet). Can I forward using this method? No, because downstream code does things wrong and does not follow basic principles... Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml index 8f5d250070c78..43e7fea3f6798 100644 --- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml +++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml @@ -439,6 +439,42 @@ properties: items: enum: [1, 4, 8, 16, 32, 64, 128, 256] + snps,des-wr-reqinfo: + description: Value for DESEWRREQIN of GSBUSCFG0 register. + ---------------------------------------------------------------- + MBUS_TYPE| bit[3] |bit[2] |bit[1] |bit[0] + ---------------------------------------------------------------- + AHB |Cacheable |Bufferable |Privilegge |Data + AXI3 |Write Allocate|Read Allocate|Cacheable |Bufferable + AXI4 |Allocate Other|Allocate |Modifiable |Bufferable + AXI4 |Other Allocate|Allocate |Modifiable |Bufferable + Native |Same as AXI |Same as AXI |Same as AXI|Same as AXI + ---------------------------------------------------------------- + The AHB, AXI3, AXI4, and PCIe busses use different names for certain + signals, which have the same meaning: + Bufferable = Posted + Cacheable = Modifiable = Snoop (negation of No Snoop) + $ref: /schemas/types.yaml#/definitions/uint8 + maxItem: 15 + + snps,des-rd-reqinfo: + description: Value for DESRDREQIN of GSBUSCFG0 register. ref + snps,des-wr-reqinfo + $ref: /schemas/types.yaml#/definitions/uint8 + maxItem: 15 + + snps,dat-wr-reqinfo: + description: Value for DATWRREQIN of GSBUSCFG0 register. ref + snps,des-wr-reqinfo + $ref: /schemas/types.yaml#/definitions/uint8 + maxItem: 15 + + snps,des-wr-reqinfo: + description: Value for DATWRREQIN of GSBUSCFG0 register. ref + snps,des-wr-reqinfo + $ref: /schemas/types.yaml#/definitions/uint8 + maxItem: 15 + num-hc-interrupters: maximum: 8 default: 1