Message ID | 20240123-x1e80100-dts-missing-nodes-v4-5-072dc2f5c153@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-35142-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id p19csp253948dyi; Tue, 23 Jan 2024 03:03:41 -0800 (PST) X-Google-Smtp-Source: AGHT+IEcYnRCEWTVMYjcndh2Ns9O3tu8nB28UvO5NkaIuLI/nilmTRuzjOJf5Qo6FUdbi9H+C8fr X-Received: by 2002:a17:906:9807:b0:a2f:7ba2:2fe8 with SMTP id lm7-20020a170906980700b00a2f7ba22fe8mr2452694ejb.106.1706007821396; Tue, 23 Jan 2024 03:03:41 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706007821; cv=pass; d=google.com; s=arc-20160816; b=0A+SevV6Pte601TCMB3uqEVO48EZ7WlSh+KTOxszWUuZecfrbxkFDYCsVHaUL4ZbA0 oaaIe1Vl+Omg1uXFYWYnlaf2n7AhG6OemL6qT6+mx1UWTl03W7hAmML+5bCWys2W4STN o2UfJLmClvGkDxq+mjk9U7LN+gtWqaST8C+CvAo9tMx/N6t+/xqeFtYnh5boBf4Ogq5K 4VUUnV7n+I5OPuso6Btne/l3uZOA7EnQg6PuN55H/jIUnIsPg5ZNgaodLapOH9vfrOA+ BLMJECYN1P7nZPPq0E6jRnodwTWLmPR9FzaR5fM6eIAPZjbaD3+cxcOWT7FpbajDP52v T+Mg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :subject:date:from:dkim-signature; bh=o5WaaYgxPRIpa+cm/eww9pybjfHe8k/X9h+aDZZrfgU=; fh=KvaJsPjjy/nH1PcWvzpfRp4O8bLpxgiJHP1SzcQ8o5w=; b=FzUf+aYSNH8p/fnlTvO9taoazu/PzO3AMNzhwy/P7pDnESs3i9hGtqSX12AqU5+Ajw pr/oWEm1CdhS7ZAdLmc9rfuCpYWnRq9Nr4znZiqH2xJpjVqHwiOuGHt+co+MaFzKg3a3 sRlI2aqVtv9OBWtrcAlrMylMKEIjWvkwFhKVEH0Jf0BoMF4TTCmDDoUvAro64gdRHSO0 YzbmShbxgD/hjDhEIbMY7PCCMZCpnFqDPqMcxeagVBdKHAOtE9oiniQyX+ne5IrlqXPu GWXG/gDiayI+ohaK0ckXpQ7fKd1HtNxxpbg2kGYPJqQFGhK/RPBIMujUl1EWGO4F9Z6/ aKBg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xqN4FL+j; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-35142-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-35142-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id w18-20020a170906131200b00a30afbb92e3si726132ejb.72.2024.01.23.03.03.41 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:03:41 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-35142-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=xqN4FL+j; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-35142-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-35142-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id C64971F251D5 for <ouuuleilei@gmail.com>; Tue, 23 Jan 2024 11:03:40 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3F4EA5F546; Tue, 23 Jan 2024 11:02:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xqN4FL+j" Received: from mail-lj1-f177.google.com (mail-lj1-f177.google.com [209.85.208.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C47A15DF00 for <linux-kernel@vger.kernel.org>; Tue, 23 Jan 2024 11:02:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007722; cv=none; b=ocT6znlrWHL7RS+WBjw/CySHUpCKrQzEPhF11wpUK2nSSMBopJhJbMViKCecEY7288dyFf3n00b3ZhWahNF/dkaoy+Flk7BoGT6cQ4I/Hygz0sdXO70jJq22EeC5xlDUNQJQTTDOE9cxLixAYtaE9kG1MniOdVNZwV/qusBp9uU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007722; c=relaxed/simple; bh=HYLSQEPjLTHsLCOtnQWyK+73kxtr4D0UNDKvnORfl+E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Jby+prl4mXea9t5qbZKaeye+O3S0s7r1iTNo9+l1WNIpioUPCsSElcXJcEBWvb7ipS3jG8wmZdDy49OPawvbNuwtmLLJrbUjbg8U5N4xclg0jf9B2IqnOtKKnM6OKPp81MjTPEX5Vq/DTdiiMQfSnMuhGv8c4PufP0X5H2ohGLo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xqN4FL+j; arc=none smtp.client-ip=209.85.208.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-lj1-f177.google.com with SMTP id 38308e7fff4ca-2cdb50d8982so47412551fa.2 for <linux-kernel@vger.kernel.org>; Tue, 23 Jan 2024 03:02:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007719; x=1706612519; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=o5WaaYgxPRIpa+cm/eww9pybjfHe8k/X9h+aDZZrfgU=; b=xqN4FL+jMpBccicp9Zrckl8XvKDzeuQ+ITxk8cfPsBdCSbDsC8LTBPs3yKIEcjIxH7 uAcN00lKvmxAOj1nopAOchWCHeJ3uP8nStJRlb9MPinEPL8cqOFTH9Jei63RlctONThP HHunZ4SzPuqS4Xc9svj49B9DCMjyHUyD5tGFfVb5tvhxw13MPWPZ2jrQkI4XF7aaB8N2 w/uYMwkmey6+mi4+Tj/2Z/T6U7C9r3/FCwR67GDB6rcLRsGn6ss/ysGUCaUq49BX2PsD 8ktbMotXrhGn6HFWhUDQsa+izjVLbxJOypNowLEEKvYrkbna2KBjUqNtXxPoVMCI7OWC MeGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007719; x=1706612519; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=o5WaaYgxPRIpa+cm/eww9pybjfHe8k/X9h+aDZZrfgU=; b=oTAVmS/LvW6gd4jBgMjChaPfBt5y7ah8yBnaukWYqBDWVP052gsET+OAQyWqmNUnbm Fo80up2bJyqZ/BNjmgVBSP0+SzuuUCKqnyoFQHqAFhnxEBIpRXywDvoLswdYs5bXtCis PvTZ/XPlx4D6HU2Fyxm2tXnSa4ngruTnycaDQwkubnJN/YzMIKsiRYPAftlgF3nGh2Iy AOD1EpPrHa1i5pExOruoZ0J5JeDif+pA88f6V1r+FjcdI/YVQYBU2uZTA+80EJDp8m1U i5xeGyy15Ga73LX83Ixipuj1MooZKRxN8S+z6nHuEPqAPw7g/TMkPkSbG8olVWplX+vv EaUA== X-Gm-Message-State: AOJu0YyIm/oRg3xo8i/ra/NRnIiq5qaZAhx7VRKYMAqPOXAKwG2nczUr fJzW6BaX4+k5aUhb/kX0P325YwvCP0rUYPrvqtg+C5BicO+XHOYDkXU6Bqo1OwA= X-Received: by 2002:a05:651c:1037:b0:2cf:15ec:b68b with SMTP id w23-20020a05651c103700b002cf15ecb68bmr280112ljm.95.1706007718751; Tue, 23 Jan 2024 03:01:58 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.01.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:01:58 -0800 (PST) From: Abel Vesa <abel.vesa@linaro.org> Date: Tue, 23 Jan 2024 13:01:19 +0200 Subject: [PATCH v4 05/11] arm64: dts: qcom: x1e80100: Add TCSR node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-5-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Sibi Sankar <quic_sibis@quicinc.com>, Rajendra Nayak <quic_rjendra@quicinc.com> Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa <abel.vesa@linaro.org> X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=878; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=HYLSQEPjLTHsLCOtnQWyK+73kxtr4D0UNDKvnORfl+E=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yWIFLURlTkCS0NDMhAha55dDELUlApp8GSv UzFxRaGvTOJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+clgAKCRAbX0TJAJUV VpnLD/sHE0/psYj/Qs8B/z+9sUSjEoh3aTgjIhEhyYs6ZxYiKmdmB+5uK2LNRgtElLfJEWLYBR/ RfuDwVDlrO9yseXDzp1JKY3eHoSSq9A5U/tiaDHu0OH9FzmPqAX2SAY9fe+IYLGTg3RBrhi3HjN hGavqjuNWzwR9oAdJCPlCRJ4kFXMZJcQTJJ/EJWy5sTYk60kDplCCvHzeI/Q4aHBg9w3HLLlU7z QvWE41uVIRPwmZCEhgPDlIGBruUS67qaAqSo0gIYpCTuu5ysV2FoIdXvHocPdFd64Kmf+cWIdn6 VD+hsFZrBzYHDfc6r/PF8csIdfDz3Tgmaw7YyckZqy+66qxtwCjmDbcSMdB+CUMcEjBb5OJIwVi aVOqtUUObMJMLitEOLTeY7Rwj4NozAXqQ+nmKWGQiJJlok8TQTOakdfnQjJNz60HOi+CUQjHla0 jRj/eNftZj5A9HsPT6Zm5kMxTVKiVxGlSTYHI70O8FicHhm/26OIBZmoBY/baFvLKDOkhgnmi5k WXai4pBx1iC4DDBCXyGSAbmGd5Op1lhZtZkJNA6jXyK5Vrm5C0f4yJE7JkNFTtFua1wAxMBiD1h O1k1m6pUKrVD31sJOj9KTZvTjZ9zSz3Fk6tiHm9ue15Foi9CidlUZygWfcRCxdktprTHEFHQVLI 3ZXy5CUIASnTc9g== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788878857730002047 X-GMAIL-MSGID: 1788878857730002047 |
Series |
arm64: dts: qcom: Add more support to X1E80100 base dtsi, CRD and QCP boards
|
|
Commit Message
Abel Vesa
Jan. 23, 2024, 11:01 a.m. UTC
Add the TCSR clock controller and halt register space node.
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
---
arch/arm64/boot/dts/qcom/x1e80100.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
Comments
On 1/23/24 12:01, Abel Vesa wrote: > Add the TCSR clock controller and halt register space node. > > Signed-off-by: Abel Vesa <abel.vesa@linaro.org> > --- The former - yes, the latter - ? Konrad > arch/arm64/boot/dts/qcom/x1e80100.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > index be69e71b7f53..2b6c55a486b2 100644 > --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi > +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > @@ -2606,6 +2606,14 @@ tcsr_mutex: hwlock@1f40000 { > #hwlock-cells = <1>; > }; > > + tcsr: clock-controller@1fc0000 { > + compatible = "qcom,x1e80100-tcsr", "syscon"; > + reg = <0 0x01fc0000 0 0x30000>; > + clocks = <&rpmhcc RPMH_CXO_CLK>; > + #clock-cells = <1>; > + #reset-cells = <1>; > + }; > + > gem_noc: interconnect@26400000 { > compatible = "qcom,x1e80100-gem-noc"; > reg = <0 0x26400000 0 0x311200>; >
On 24-01-23 19:09:37, Konrad Dybcio wrote: > > > On 1/23/24 12:01, Abel Vesa wrote: > > Add the TCSR clock controller and halt register space node. > > > > Signed-off-by: Abel Vesa <abel.vesa@linaro.org> > > --- > > The former - yes, the latter - ? Hm, so halt register space is at 0x1f60000. That would be in the mutex region. But the mutex region is 0x20000 short, even on SM8650 and SM8550. Need to see why is that, historically. Either way, the tcsr node region still contains the regs needed by the SCM driver to enable download mode. So I will rephrase this accordingly. > > Konrad > > arch/arm64/boot/dts/qcom/x1e80100.dtsi | 8 ++++++++ > > 1 file changed, 8 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > > index be69e71b7f53..2b6c55a486b2 100644 > > --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi > > +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > > @@ -2606,6 +2606,14 @@ tcsr_mutex: hwlock@1f40000 { > > #hwlock-cells = <1>; > > }; > > + tcsr: clock-controller@1fc0000 { > > + compatible = "qcom,x1e80100-tcsr", "syscon"; > > + reg = <0 0x01fc0000 0 0x30000>; > > + clocks = <&rpmhcc RPMH_CXO_CLK>; > > + #clock-cells = <1>; > > + #reset-cells = <1>; > > + }; > > + > > gem_noc: interconnect@26400000 { > > compatible = "qcom,x1e80100-gem-noc"; > > reg = <0 0x26400000 0 0x311200>; > >
diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index be69e71b7f53..2b6c55a486b2 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -2606,6 +2606,14 @@ tcsr_mutex: hwlock@1f40000 { #hwlock-cells = <1>; }; + tcsr: clock-controller@1fc0000 { + compatible = "qcom,x1e80100-tcsr", "syscon"; + reg = <0 0x01fc0000 0 0x30000>; + clocks = <&rpmhcc RPMH_CXO_CLK>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + gem_noc: interconnect@26400000 { compatible = "qcom,x1e80100-gem-noc"; reg = <0 0x26400000 0 0x311200>;