Message ID | 1704797478-32377-4-git-send-email-schakrabarti@linux.microsoft.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-20730-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2411:b0:101:2151:f287 with SMTP id m17csp27634dyi; Tue, 9 Jan 2024 02:53:38 -0800 (PST) X-Google-Smtp-Source: AGHT+IFVNnRcOEQrsnp/vO9m643NUBU6mtpx8BKYph/ZL7xoQW1kHsCs1nI+Yo3Na7LuK2lPULWQ X-Received: by 2002:a05:6902:2313:b0:db7:dacf:5a0f with SMTP id do19-20020a056902231300b00db7dacf5a0fmr2743899ybb.131.1704797618080; Tue, 09 Jan 2024 02:53:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704797618; cv=none; d=google.com; s=arc-20160816; b=tqkCYXpb/imbZlYyCpptW/a2a6Sls0eHjPxzad0byQZ178M8/uKxZSuxslx//JaCWF B4SFrgJHi8WAq8xJnySy197dSLzeX+Io6BfoCmMTlouWSjID9ht6A8DU8+l+OAMoSVn8 U/OWDAhik34MwhvejcyNP6vyAusfz3rbdX/KVLJwBcFIiDae5iAQMwrN34QuLk3UzAJN Mhanv0YsJ91cO8kU2c3NG7W1Jm4mYfib8qpO9tXxkDpmBlSpKY7kIw+75ty0cHYI8f/8 wVHavxKMQA5iJzeDWuAD6HnipBNObee6bV/hs3e+XPaTAdOXWzdk35oUzmyA6k0aI7m7 wDSA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-subscribe:list-id:precedence:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature :dkim-filter; bh=Pqlx90j8yIcRTng9j5EAodGwIHIWZSW2GV/qQf/cfoM=; fh=tZ+d+kaZjTJMarg6XpXtL9/z8hMSaArJbuj7ZVP9x6U=; b=EEFwVi7KBP+Lhcz6sfzCEuyMJdiJwQZAn1bHxBQOZgEWpFrDl03kIfgy6dag2gHoVk Cp0vJfMcWxZ5deXqHogcf+iDKSiRP4na8/Fx7G3e7SUpvIkUY5nBWA1Z5jmI2pT4OMyG xjSqRdFf2gKJOe91bcOkTgoo9zTay8S+t7k9ERNADq9Gym/NRyhkQybyPA+GVLvZCHk6 vzhLeL0jNM9WvMgIiVMTbiy0bSBmR6vYy916/V2Dt/l5T2zuU/Wd4s+mJbng+otHQRvf 1WfG9efik5RfguH7Ads2NnOCngCqOR66ZOJrqRbhx+JMvRdO5bkiB+q1UAMijbzGS9Hn URkQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linux.microsoft.com header.s=default header.b=XiZAh96x; spf=pass (google.com: domain of linux-kernel+bounces-20730-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-20730-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linux.microsoft.com Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id bb3-20020a05622a1b0300b004254d515f8esi1791501qtb.330.2024.01.09.02.53.37 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jan 2024 02:53:38 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-20730-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linux.microsoft.com header.s=default header.b=XiZAh96x; spf=pass (google.com: domain of linux-kernel+bounces-20730-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-20730-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linux.microsoft.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id D7F561C23D3C for <ouuuleilei@gmail.com>; Tue, 9 Jan 2024 10:53:37 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id DC15F38FB9; Tue, 9 Jan 2024 10:51:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=linux.microsoft.com header.i=@linux.microsoft.com header.b="XiZAh96x" Received: from linux.microsoft.com (linux.microsoft.com [13.77.154.182]) by smtp.subspace.kernel.org (Postfix) with ESMTP id D63B5374FE; Tue, 9 Jan 2024 10:51:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.microsoft.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.microsoft.com Received: by linux.microsoft.com (Postfix, from userid 1099) id 5BF6820B3CC4; Tue, 9 Jan 2024 02:51:34 -0800 (PST) DKIM-Filter: OpenDKIM Filter v2.11.0 linux.microsoft.com 5BF6820B3CC4 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.microsoft.com; s=default; t=1704797494; bh=8KNJQqGWQfH/h7F1Q5rQO5g9we6YWyykhE+RQJsMV2o=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=XiZAh96x0GrkVeksmPP/EDDkT/8ig5CE2RNqsmwIkJv+CUAn9TwCYK0Fk0oZ9yoIV /YfUIVAK7/pDKml/bNYgCXIGxgVdYzScP1ZZS4SZgWg1IldxLz2iZWHXG4+4XtDUbL dvCq1n0okooemTO+NW3v2Sq44ARD4sqXbKCno0ek= From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> To: kys@microsoft.com, haiyangz@microsoft.com, wei.liu@kernel.org, decui@microsoft.com, davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, longli@microsoft.com, yury.norov@gmail.com, leon@kernel.org, cai.huoqing@linux.dev, ssengar@linux.microsoft.com, vkuznets@redhat.com, tglx@linutronix.de, linux-hyperv@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-rdma@vger.kernel.org Cc: schakrabarti@microsoft.com, paulros@microsoft.com Subject: [PATCH 3/4 net-next] net: mana: add a function to spread IRQs per CPUs Date: Tue, 9 Jan 2024 02:51:17 -0800 Message-Id: <1704797478-32377-4-git-send-email-schakrabarti@linux.microsoft.com> X-Mailer: git-send-email 1.8.3.1 In-Reply-To: <1704797478-32377-1-git-send-email-schakrabarti@linux.microsoft.com> References: <1704797478-32377-1-git-send-email-schakrabarti@linux.microsoft.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1787609867109450797 X-GMAIL-MSGID: 1787609867109450797 |
Series |
net: mana: Assigning IRQ affinity on HT cores
|
|
Commit Message
Souradeep Chakrabarti
Jan. 9, 2024, 10:51 a.m. UTC
From: Yury Norov <yury.norov@gmail.com> Souradeep investigated that the driver performs faster if IRQs are spread on CPUs with the following heuristics: 1. No more than one IRQ per CPU, if possible; 2. NUMA locality is the second priority; 3. Sibling dislocality is the last priority. Let's consider this topology: Node 0 1 Core 0 1 2 3 CPU 0 1 2 3 4 5 6 7 The most performant IRQ distribution based on the above topology and heuristics may look like this: IRQ Nodes Cores CPUs 0 1 0 0-1 1 1 1 2-3 2 1 0 0-1 3 1 1 2-3 4 2 2 4-5 5 2 3 6-7 6 2 2 4-5 7 2 3 6-7 The irq_setup() routine introduced in this patch leverages the for_each_numa_hop_mask() iterator and assigns IRQs to sibling groups as described above. According to [1], for NUMA-aware but sibling-ignorant IRQ distribution based on cpumask_local_spread() performance test results look like this: /ntttcp -r -m 16 NTTTCP for Linux 1.4.0 --------------------------------------------------------- 08:05:20 INFO: 17 threads created 08:05:28 INFO: Network activity progressing... 08:06:28 INFO: Test run completed. 08:06:28 INFO: Test cycle finished. 08:06:28 INFO: ##### Totals: ##### 08:06:28 INFO: test duration :60.00 seconds 08:06:28 INFO: total bytes :630292053310 08:06:28 INFO: throughput :84.04Gbps 08:06:28 INFO: retrans segs :4 08:06:28 INFO: cpu cores :192 08:06:28 INFO: cpu speed :3799.725MHz 08:06:28 INFO: user :0.05% 08:06:28 INFO: system :1.60% 08:06:28 INFO: idle :96.41% 08:06:28 INFO: iowait :0.00% 08:06:28 INFO: softirq :1.94% 08:06:28 INFO: cycles/byte :2.50 08:06:28 INFO: cpu busy (all) :534.41% For NUMA- and sibling-aware IRQ distribution, the same test works 15% faster: /ntttcp -r -m 16 NTTTCP for Linux 1.4.0 --------------------------------------------------------- 08:08:51 INFO: 17 threads created 08:08:56 INFO: Network activity progressing... 08:09:56 INFO: Test run completed. 08:09:56 INFO: Test cycle finished. 08:09:56 INFO: ##### Totals: ##### 08:09:56 INFO: test duration :60.00 seconds 08:09:56 INFO: total bytes :741966608384 08:09:56 INFO: throughput :98.93Gbps 08:09:56 INFO: retrans segs :6 08:09:56 INFO: cpu cores :192 08:09:56 INFO: cpu speed :3799.791MHz 08:09:56 INFO: user :0.06% 08:09:56 INFO: system :1.81% 08:09:56 INFO: idle :96.18% 08:09:56 INFO: iowait :0.00% 08:09:56 INFO: softirq :1.95% 08:09:56 INFO: cycles/byte :2.25 08:09:56 INFO: cpu busy (all) :569.22% [1] https://lore.kernel.org/all/20231211063726.GA4977@linuxonhyperv3.guj3yctzbm1etfxqx2vob5hsef.xx.internal.cloudapp.net/ Signed-off-by: Yury Norov <yury.norov@gmail.com> Co-developed-by: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> --- .../net/ethernet/microsoft/mana/gdma_main.c | 29 +++++++++++++++++++ 1 file changed, 29 insertions(+)
Comments
> -----Original Message----- > From: Michael Kelley <mhklinux@outlook.com> > Sent: Tuesday, January 9, 2024 2:23 PM > To: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com>; KY Srinivasan > <kys@microsoft.com>; Haiyang Zhang <haiyangz@microsoft.com>; > wei.liu@kernel.org; Dexuan Cui <decui@microsoft.com>; > davem@davemloft.net; edumazet@google.com; kuba@kernel.org; > pabeni@redhat.com; Long Li <longli@microsoft.com>; yury.norov@gmail.com; > leon@kernel.org; cai.huoqing@linux.dev; ssengar@linux.microsoft.com; > vkuznets@redhat.com; tglx@linutronix.de; linux-hyperv@vger.kernel.org; > netdev@vger.kernel.org; linux-kernel@vger.kernel.org; linux- > rdma@vger.kernel.org > Cc: Souradeep Chakrabarti <schakrabarti@microsoft.com>; Paul Rosswurm > <paulros@microsoft.com> > Subject: RE: [PATCH 3/4 net-next] net: mana: add a function to spread IRQs per > CPUs > > [Some people who received this message don't often get email from > mhklinux@outlook.com. Learn why this is important at > https://aka.ms/LearnAboutSenderIdentification ] > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: > Tuesday, January 9, 2024 2:51 AM > > > > From: Yury Norov <yury.norov@gmail.com> > > > > Souradeep investigated that the driver performs faster if IRQs are > > spread on CPUs with the following heuristics: > > > > 1. No more than one IRQ per CPU, if possible; > > 2. NUMA locality is the second priority; > > 3. Sibling dislocality is the last priority. > > > > Let's consider this topology: > > > > Node 0 1 > > Core 0 1 2 3 > > CPU 0 1 2 3 4 5 6 7 > > > > The most performant IRQ distribution based on the above topology > > and heuristics may look like this: > > > > IRQ Nodes Cores CPUs > > 0 1 0 0-1 > > 1 1 1 2-3 > > 2 1 0 0-1 > > 3 1 1 2-3 > > 4 2 2 4-5 > > 5 2 3 6-7 > > 6 2 2 4-5 > > 7 2 3 6-7 > > I didn't pay attention to the detailed discussion of this issue > over the past 2 to 3 weeks during the holidays in the U.S., but > the above doesn't align with the original problem as I understood > it. I thought the original problem was to avoid putting IRQs on > both hyper-threads in the same core, and that the perf > improvements are based on that configuration. At least that's > what the commit message for Patch 4/4 in this series says. > > The above chart results in 8 IRQs being assigned to the 8 CPUs, > probably with 1 IRQ per CPU. At least on x86, if the affinity > mask for an IRQ contains multiple CPUs, matrix_find_best_cpu() > should balance the IRQ assignments between the CPUs in the mask. > So the original problem is still present because both hyper-threads > in a core are likely to have an IRQ assigned. > > Of course, this example has 8 IRQs and 8 CPUs, so assigning an > IRQ to every hyper-thread may be the only choice. If that's the > case, maybe this just isn't a good example to illustrate the > original problem and solution. But even with a better example > where the # of IRQs is <= half the # of CPUs in a NUMA node, > I don't think the code below accomplishes the original intent. > > Maybe I've missed something along the way in getting to this > version of the patch. Please feel free to set me straight. :-) > > Michael I have the same question as Michael. Also, I'm asking Souradeep in another channel: So, the algorithm still uses up all current NUMA node before moving on to the next NUMA node, right? Except each IRQ is affinitized to 2 CPUs. For example, a system with 2 IRQs: IRQ Nodes Cores CPUs 0 1 0 0-1 1 1 1 2-3 Is this performing better than the algorithm in earlier patches? like below: IRQ Nodes Cores CPUs 0 1 0 0 1 1 1 2 Thanks, - Haiyang
On Tue, Jan 09, 2024 at 08:20:31PM +0000, Haiyang Zhang wrote: > > > > -----Original Message----- > > From: Michael Kelley <mhklinux@outlook.com> > > Sent: Tuesday, January 9, 2024 2:23 PM > > To: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com>; KY Srinivasan > > <kys@microsoft.com>; Haiyang Zhang <haiyangz@microsoft.com>; > > wei.liu@kernel.org; Dexuan Cui <decui@microsoft.com>; > > davem@davemloft.net; edumazet@google.com; kuba@kernel.org; > > pabeni@redhat.com; Long Li <longli@microsoft.com>; yury.norov@gmail.com; > > leon@kernel.org; cai.huoqing@linux.dev; ssengar@linux.microsoft.com; > > vkuznets@redhat.com; tglx@linutronix.de; linux-hyperv@vger.kernel.org; > > netdev@vger.kernel.org; linux-kernel@vger.kernel.org; linux- > > rdma@vger.kernel.org > > Cc: Souradeep Chakrabarti <schakrabarti@microsoft.com>; Paul Rosswurm > > <paulros@microsoft.com> > > Subject: RE: [PATCH 3/4 net-next] net: mana: add a function to spread IRQs per > > CPUs > > > > [Some people who received this message don't often get email from > > mhklinux@outlook.com. Learn why this is important at > > https://aka.ms/LearnAboutSenderIdentification ] > > > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: > > Tuesday, January 9, 2024 2:51 AM > > > > > > From: Yury Norov <yury.norov@gmail.com> > > > > > > Souradeep investigated that the driver performs faster if IRQs are > > > spread on CPUs with the following heuristics: > > > > > > 1. No more than one IRQ per CPU, if possible; > > > 2. NUMA locality is the second priority; > > > 3. Sibling dislocality is the last priority. > > > > > > Let's consider this topology: > > > > > > Node 0 1 > > > Core 0 1 2 3 > > > CPU 0 1 2 3 4 5 6 7 > > > > > > The most performant IRQ distribution based on the above topology > > > and heuristics may look like this: > > > > > > IRQ Nodes Cores CPUs > > > 0 1 0 0-1 > > > 1 1 1 2-3 > > > 2 1 0 0-1 > > > 3 1 1 2-3 > > > 4 2 2 4-5 > > > 5 2 3 6-7 > > > 6 2 2 4-5 > > > 7 2 3 6-7 > > > > I didn't pay attention to the detailed discussion of this issue > > over the past 2 to 3 weeks during the holidays in the U.S., but > > the above doesn't align with the original problem as I understood > > it. I thought the original problem was to avoid putting IRQs on > > both hyper-threads in the same core, and that the perf > > improvements are based on that configuration. At least that's > > what the commit message for Patch 4/4 in this series says. > > > > The above chart results in 8 IRQs being assigned to the 8 CPUs, > > probably with 1 IRQ per CPU. At least on x86, if the affinity > > mask for an IRQ contains multiple CPUs, matrix_find_best_cpu() > > should balance the IRQ assignments between the CPUs in the mask. > > So the original problem is still present because both hyper-threads > > in a core are likely to have an IRQ assigned. > > > > Of course, this example has 8 IRQs and 8 CPUs, so assigning an > > IRQ to every hyper-thread may be the only choice. If that's the > > case, maybe this just isn't a good example to illustrate the > > original problem and solution. But even with a better example > > where the # of IRQs is <= half the # of CPUs in a NUMA node, > > I don't think the code below accomplishes the original intent. > > > > Maybe I've missed something along the way in getting to this > > version of the patch. Please feel free to set me straight. :-) > > > > Michael > > I have the same question as Michael. Also, I'm asking Souradeep > in another channel: So, the algorithm still uses up all current > NUMA node before moving on to the next NUMA node, right? > > Except each IRQ is affinitized to 2 CPUs. > For example, a system with 2 IRQs: > IRQ Nodes Cores CPUs > 0 1 0 0-1 > 1 1 1 2-3 > > Is this performing better than the algorithm in earlier patches? like below: > IRQ Nodes Cores CPUs > 0 1 0 0 > 1 1 1 2 > The details for this approach has been shared by Yury later in this thread. The main intention with this approach is kernel may pick any sibling for the IRQ. > Thanks, > - Haiyang
On Tue, Jan 09, 2024 at 03:28:59PM -0800, Yury Norov wrote: > Hi Michael, > > So, I'm just a guy who helped to formulate the heuristics in an > itemized form, and implement them using the existing kernel API. > I have no access to MANA machines and I ran no performance tests > myself. > > On Tue, Jan 09, 2024 at 07:22:38PM +0000, Michael Kelley wrote: > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: Tuesday, January 9, 2024 2:51 AM > > > > > > From: Yury Norov <yury.norov@gmail.com> > > > > > > Souradeep investigated that the driver performs faster if IRQs are > > > spread on CPUs with the following heuristics: > > > > > > 1. No more than one IRQ per CPU, if possible; > > > 2. NUMA locality is the second priority; > > > 3. Sibling dislocality is the last priority. > > > > > > Let's consider this topology: > > > > > > Node 0 1 > > > Core 0 1 2 3 > > > CPU 0 1 2 3 4 5 6 7 > > > > > > The most performant IRQ distribution based on the above topology > > > and heuristics may look like this: > > > > > > IRQ Nodes Cores CPUs > > > 0 1 0 0-1 > > > 1 1 1 2-3 > > > 2 1 0 0-1 > > > 3 1 1 2-3 > > > 4 2 2 4-5 > > > 5 2 3 6-7 > > > 6 2 2 4-5 > > > 7 2 3 6-7 > > > > I didn't pay attention to the detailed discussion of this issue > > over the past 2 to 3 weeks during the holidays in the U.S., but > > the above doesn't align with the original problem as I understood > > it. I thought the original problem was to avoid putting IRQs on > > both hyper-threads in the same core, and that the perf > > improvements are based on that configuration. At least that's > > what the commit message for Patch 4/4 in this series says. > > Yes, and the original distribution suggested by Souradeep looks very > similar: > > IRQ Nodes Cores CPUs > 0 1 0 0 > 1 1 1 2 > 2 1 0 1 > 3 1 1 3 > 4 2 2 4 > 5 2 3 6 > 6 2 2 5 > 7 2 3 7 > > I just added a bit more flexibility, so that kernel may pick any > sibling for the IRQ. As I understand, both approaches have similar > performance. Probably my fine-tune added another half-percent... > > Souradeep, can you please share the exact numbers on this? > > > The above chart results in 8 IRQs being assigned to the 8 CPUs, > > probably with 1 IRQ per CPU. At least on x86, if the affinity > > mask for an IRQ contains multiple CPUs, matrix_find_best_cpu() > > should balance the IRQ assignments between the CPUs in the mask. > > So the original problem is still present because both hyper-threads > > in a core are likely to have an IRQ assigned. > > That's what I think, if the topology makes us to put IRQs in the > same sibling group, the best thing we can to is to rely on existing > balancing mechanisms in a hope that they will do their job well. > > > Of course, this example has 8 IRQs and 8 CPUs, so assigning an > > IRQ to every hyper-thread may be the only choice. If that's the > > case, maybe this just isn't a good example to illustrate the > > original problem and solution. > > Yeah... This example illustrates the order of IRQ distribution. > I really doubt that if we distribute IRQs like in the above example, > there would be any difference in performance. But I think it's quite > a good illustration. I could write the title for the table like this: > > The order of IRQ distribution for the best performance > based on [...] may look like this. > > > But even with a better example > > where the # of IRQs is <= half the # of CPUs in a NUMA node, > > I don't think the code below accomplishes the original intent. > > > > Maybe I've missed something along the way in getting to this > > version of the patch. Please feel free to set me straight. :-) > > Hmm. So if the number of IRQs is the half # of CPUs in the nodes, > which is 2 in the example above, the distribution will look like > this: > > IRQ Nodes Cores CPUs > 0 1 0 0-1 > 1 1 1 2-3 > > And each IRQ belongs to a different sibling group. This follows > the rules above. > > I think of it like we assign an IRQ to a group of 2 CPUs, so from > the heuristic #1 perspective, each CPU is assigned with 1/2 of the > IRQ. > > If I add one more IRQ, then according to the heuristics, NUMA locality > trumps sibling dislocality, so we'd assign IRO to the same node on any > core. My algorithm assigns it to the core #0: > > 2 1 0 0-1 > > This doubles # of IRQs for the CPUs 0 and 1: from 1/2 to 1. > > The next IRQ should be assigned to the same node again, and we've got > the only choice: > > > 3 1 1 2-3 > > Starting from IRQ #5, the node #1 is full - each CPU is assigned with > exactly one IRQ, and the heuristic #1 makes us to switch to the other > node; and then do the same thing: > > 4 2 2 4-5 > 5 2 3 6-7 > 6 2 2 4-5 > 7 2 3 6-7 > > So I think the algorithm is correct... Really hope the above makes > sense. :) If so, I can add it to the commit message for patch #3. > > Nevertheless... Souradeep, in addition to the performance numbers, can > you share your topology and actual IRQ distribution that gains 15%? I > think it should be added to the patch #4 commit message. Sure I will add my topology in #4 commit message. Thanks for the suggestion. > > Thanks, > Yury
On Wed, Jan 10, 2024 at 12:27:54AM +0000, Michael Kelley wrote: > From: Yury Norov <yury.norov@gmail.com> Sent: Tuesday, January 9, 2024 3:29 PM > > > > Hi Michael, > > > > So, I'm just a guy who helped to formulate the heuristics in an > > itemized form, and implement them using the existing kernel API. > > I have no access to MANA machines and I ran no performance tests > > myself. > > Agreed. :-) Given the heritage of the patch, I should have clarified > that my question was directed to Souradeep. Regardless, your work > on the cpumask manipulation made everything better and clearer. > > > > > On Tue, Jan 09, 2024 at 07:22:38PM +0000, Michael Kelley wrote: > > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: > > Tuesday, January 9, 2024 2:51 AM > > > > > > > > From: Yury Norov <yury.norov@gmail.com> > > > > > > > > Souradeep investigated that the driver performs faster if IRQs are > > > > spread on CPUs with the following heuristics: > > > > > > > > 1. No more than one IRQ per CPU, if possible; > > > > 2. NUMA locality is the second priority; > > > > 3. Sibling dislocality is the last priority. > > > > > > > > Let's consider this topology: > > > > > > > > Node 0 1 > > > > Core 0 1 2 3 > > > > CPU 0 1 2 3 4 5 6 7 > > > > > > > > The most performant IRQ distribution based on the above topology > > > > and heuristics may look like this: > > > > > > > > IRQ Nodes Cores CPUs > > > > 0 1 0 0-1 > > > > 1 1 1 2-3 > > > > 2 1 0 0-1 > > > > 3 1 1 2-3 > > > > 4 2 2 4-5 > > > > 5 2 3 6-7 > > > > 6 2 2 4-5 > > > > 7 2 3 6-7 > > > > > > I didn't pay attention to the detailed discussion of this issue > > > over the past 2 to 3 weeks during the holidays in the U.S., but > > > the above doesn't align with the original problem as I understood > > > it. I thought the original problem was to avoid putting IRQs on > > > both hyper-threads in the same core, and that the perf > > > improvements are based on that configuration. At least that's > > > what the commit message for Patch 4/4 in this series says. > > > > Yes, and the original distribution suggested by Souradeep looks very > > similar: > > > > IRQ Nodes Cores CPUs > > 0 1 0 0 > > 1 1 1 2 > > 2 1 0 1 > > 3 1 1 3 > > 4 2 2 4 > > 5 2 3 6 > > 6 2 2 5 > > 7 2 3 7 > > > > I just added a bit more flexibility, so that kernel may pick any > > sibling for the IRQ. As I understand, both approaches have similar > > performance. Probably my fine-tune added another half-percent... > > > > Souradeep, can you please share the exact numbers on this? > > > > > The above chart results in 8 IRQs being assigned to the 8 CPUs, > > > probably with 1 IRQ per CPU. At least on x86, if the affinity > > > mask for an IRQ contains multiple CPUs, matrix_find_best_cpu() > > > should balance the IRQ assignments between the CPUs in the mask. > > > So the original problem is still present because both hyper-threads > > > in a core are likely to have an IRQ assigned. > > > > That's what I think, if the topology makes us to put IRQs in the > > same sibling group, the best thing we can to is to rely on existing > > balancing mechanisms in a hope that they will do their job well. > > > > > Of course, this example has 8 IRQs and 8 CPUs, so assigning an > > > IRQ to every hyper-thread may be the only choice. If that's the > > > case, maybe this just isn't a good example to illustrate the > > > original problem and solution. > > > > Yeah... This example illustrates the order of IRQ distribution. > > I really doubt that if we distribute IRQs like in the above example, > > there would be any difference in performance. But I think it's quite > > a good illustration. I could write the title for the table like this: > > > > The order of IRQ distribution for the best performance > > based on [...] may look like this. > > > > > But even with a better example > > > where the # of IRQs is <= half the # of CPUs in a NUMA node, > > > I don't think the code below accomplishes the original intent. > > > > > > Maybe I've missed something along the way in getting to this > > > version of the patch. Please feel free to set me straight. :-) > > > > Hmm. So if the number of IRQs is the half # of CPUs in the nodes, > > which is 2 in the example above, the distribution will look like > > this: > > > > IRQ Nodes Cores CPUs > > 0 1 0 0-1 > > 1 1 1 2-3 > > > > And each IRQ belongs to a different sibling group. This follows > > the rules above. > > > > I think of it like we assign an IRQ to a group of 2 CPUs, so from > > the heuristic #1 perspective, each CPU is assigned with 1/2 of the > > IRQ. > > > > If I add one more IRQ, then according to the heuristics, NUMA locality > > trumps sibling dislocality, so we'd assign IRO to the same node on any > > core. My algorithm assigns it to the core #0: > > > > 2 1 0 0-1 > > > > This doubles # of IRQs for the CPUs 0 and 1: from 1/2 to 1. > > > > The next IRQ should be assigned to the same node again, and we've got > > the only choice: > > > > > > 3 1 1 2-3 > > > > Starting from IRQ #5, the node #1 is full - each CPU is assigned with > > exactly one IRQ, and the heuristic #1 makes us to switch to the other > > node; and then do the same thing: > > > > 4 2 2 4-5 > > 5 2 3 6-7 > > 6 2 2 4-5 > > 7 2 3 6-7 > > > > So I think the algorithm is correct... Really hope the above makes > > sense. :) If so, I can add it to the commit message for patch #3. > > Thinking about it further, I agree with you. If we want NUMA > locality to trump avoiding hyper-threads in the same core, then > I'm good with the algorithm. If I think of the "weight" variable > in your function as the "number of IRQs to assign to CPUs in > this NUMA hop", then it makes sense to decrement it by 1 > each time irq_set_affinity_and_hint() is called. I was confused > by likely removing multiple cpus from the "cpus" cpumask > juxtaposed with decrementing "weight" by only 1, and by my > preconception that to get the perf benefit we wanted to avoid > hyper-threads in the same core. > > > > > Nevertheless... Souradeep, in addition to the performance numbers, can > > you share your topology and actual IRQ distribution that gains 15%? I > > think it should be added to the patch #4 commit message. > > Yes -- this is the key thing for me. What is the configuration that > shows the 15% performance gain? Patch 3/4 and Patch 4/4 in the > series need to be consistent in describing when there's a performance > benefit and when there's no significant difference. In Patch 4/4, > the mana driver creates IRQs equal to the # of CPUs, up to > MANA_MAX_NUM_QUEUES, which is 64. So the new algorithm > still assigns IRQs to both hyper-threads in cores in the local NUMA > node (unless the node is bigger than 64 CPUs, which I don't think > happens in Azure today). For the first hop from the local NUMA > node, IRQs might get assigned to only one hyper-thread in a core > if the total CPU count in the VM is more than 64. The test topology was used to check the performance between cpu_local_spread() and the new approach is : Case 1 IRQ Nodes Cores CPUs 0 1 0 0-1 1 1 1 2-3 2 1 2 4-5 3 1 3 6-7 and with existing cpu_local_spread() Case 2 IRQ Nodes Cores CPUs 0 1 0 0 1 1 0 1 2 1 1 2 3 1 1 3 Total 4 channels were used, which was set up by ethtool. case 1 with ntttcp has given 15 percent better performance, than case 2. During the test irqbalance was disabled as well. Also you are right, with 64CPU system this approach will spread the irqs like the cpu_local_spread() but in the future we will offer MANA nodes, with more than 64 CPUs. There it this new design will give better performance. I will add this performance benefit details in commit message of next version. > > Michael
> -----Original Message----- > From: Michael Kelley <mhklinux@outlook.com> > Sent: Friday, January 12, 2024 11:37 AM > To: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> > Cc: Yury Norov <yury.norov@gmail.com>; KY Srinivasan <kys@microsoft.com>; > Haiyang Zhang <haiyangz@microsoft.com>; wei.liu@kernel.org; Dexuan Cui > <decui@microsoft.com>; davem@davemloft.net; edumazet@google.com; > kuba@kernel.org; pabeni@redhat.com; Long Li <longli@microsoft.com>; > leon@kernel.org; cai.huoqing@linux.dev; ssengar@linux.microsoft.com; > vkuznets@redhat.com; tglx@linutronix.de; linux-hyperv@vger.kernel.org; > netdev@vger.kernel.org; linux-kernel@vger.kernel.org; linux- > rdma@vger.kernel.org; Souradeep Chakrabarti <schakrabarti@microsoft.com>; > Paul Rosswurm <paulros@microsoft.com> > Subject: RE: [PATCH 3/4 net-next] net: mana: add a function to spread > IRQs per CPUs > > [Some people who received this message don't often get email from > mhklinux@outlook.com. Learn why this is important at > https://aka.ms/LearnAboutSenderIdentification ] > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: > Wednesday, January 10, 2024 10:13 PM > > > > The test topology was used to check the performance between > > cpu_local_spread() and the new approach is : > > Case 1 > > IRQ Nodes Cores CPUs > > 0 1 0 0-1 > > 1 1 1 2-3 > > 2 1 2 4-5 > > 3 1 3 6-7 > > > > and with existing cpu_local_spread() > > Case 2 > > IRQ Nodes Cores CPUs > > 0 1 0 0 > > 1 1 0 1 > > 2 1 1 2 > > 3 1 1 3 > > > > Total 4 channels were used, which was set up by ethtool. > > case 1 with ntttcp has given 15 percent better performance, than > > case 2. During the test irqbalance was disabled as well. > > > > Also you are right, with 64CPU system this approach will spread > > the irqs like the cpu_local_spread() but in the future we will offer > > MANA nodes, with more than 64 CPUs. There it this new design will > > give better performance. > > > > I will add this performance benefit details in commit message of > > next version. > > Here are my concerns: > > 1. The most commonly used VMs these days have 64 or fewer > vCPUs and won't see any performance benefit. > > 2. Larger VMs probably won't see the full 15% benefit because > all vCPUs in the local NUMA node will be assigned IRQs. For > example, in a VM with 96 vCPUs and 2 NUMA nodes, all 48 > vCPUs in NUMA node 0 will all be assigned IRQs. The remaining > 16 IRQs will be spread out on the 48 CPUs in NUMA node 1 > in a way that avoids sharing a core. But overall the means > that 75% of the IRQs will still be sharing a core and > presumably not see any perf benefit. > > 3. Your experiment was on a relatively small scale: 4 IRQs > spread across 2 cores vs. across 4 cores. Have you run any > experiments on VMs with 128 vCPUs (for example) where > most of the IRQs are not sharing a core? I'm wondering if > the results with 4 IRQs really scale up to 64 IRQs. A lot can > be different in a VM with 64 cores and 2 NUMA nodes vs. > 4 cores in a single node. > > 4. The new algorithm prefers assigning to all vCPUs in > each NUMA hop over assigning to separate cores. Are there > experiments showing that is the right tradeoff? What > are the results if assigning to separate cores is preferred? I remember in a customer case, putting the IRQs on the same NUMA node has better perf. But I agree, this should be re-tested on MANA nic. - Haiyang
On Fri, Jan 12, 2024 at 06:30:44PM +0000, Haiyang Zhang wrote: > > > > -----Original Message----- > > From: Michael Kelley <mhklinux@outlook.com> > > Sent: Friday, January 12, 2024 11:37 AM > > To: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> > > Cc: Yury Norov <yury.norov@gmail.com>; KY Srinivasan <kys@microsoft.com>; > > Haiyang Zhang <haiyangz@microsoft.com>; wei.liu@kernel.org; Dexuan Cui > > <decui@microsoft.com>; davem@davemloft.net; edumazet@google.com; > > kuba@kernel.org; pabeni@redhat.com; Long Li <longli@microsoft.com>; > > leon@kernel.org; cai.huoqing@linux.dev; ssengar@linux.microsoft.com; > > vkuznets@redhat.com; tglx@linutronix.de; linux-hyperv@vger.kernel.org; > > netdev@vger.kernel.org; linux-kernel@vger.kernel.org; linux- > > rdma@vger.kernel.org; Souradeep Chakrabarti <schakrabarti@microsoft.com>; > > Paul Rosswurm <paulros@microsoft.com> > > Subject: RE: [PATCH 3/4 net-next] net: mana: add a function to spread > > IRQs per CPUs > > > > [Some people who received this message don't often get email from > > mhklinux@outlook.com. Learn why this is important at > > https://aka.ms/LearnAboutSenderIdentification ] > > > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: > > Wednesday, January 10, 2024 10:13 PM > > > > > > The test topology was used to check the performance between > > > cpu_local_spread() and the new approach is : > > > Case 1 > > > IRQ Nodes Cores CPUs > > > 0 1 0 0-1 > > > 1 1 1 2-3 > > > 2 1 2 4-5 > > > 3 1 3 6-7 > > > > > > and with existing cpu_local_spread() > > > Case 2 > > > IRQ Nodes Cores CPUs > > > 0 1 0 0 > > > 1 1 0 1 > > > 2 1 1 2 > > > 3 1 1 3 > > > > > > Total 4 channels were used, which was set up by ethtool. > > > case 1 with ntttcp has given 15 percent better performance, than > > > case 2. During the test irqbalance was disabled as well. > > > > > > Also you are right, with 64CPU system this approach will spread > > > the irqs like the cpu_local_spread() but in the future we will offer > > > MANA nodes, with more than 64 CPUs. There it this new design will > > > give better performance. > > > > > > I will add this performance benefit details in commit message of > > > next version. > > > > Here are my concerns: > > > > 1. The most commonly used VMs these days have 64 or fewer > > vCPUs and won't see any performance benefit. > > > > 2. Larger VMs probably won't see the full 15% benefit because > > all vCPUs in the local NUMA node will be assigned IRQs. For > > example, in a VM with 96 vCPUs and 2 NUMA nodes, all 48 > > vCPUs in NUMA node 0 will all be assigned IRQs. The remaining > > 16 IRQs will be spread out on the 48 CPUs in NUMA node 1 > > in a way that avoids sharing a core. But overall the means > > that 75% of the IRQs will still be sharing a core and > > presumably not see any perf benefit. > > > > 3. Your experiment was on a relatively small scale: 4 IRQs > > spread across 2 cores vs. across 4 cores. Have you run any > > experiments on VMs with 128 vCPUs (for example) where > > most of the IRQs are not sharing a core? I'm wondering if > > the results with 4 IRQs really scale up to 64 IRQs. A lot can > > be different in a VM with 64 cores and 2 NUMA nodes vs. > > 4 cores in a single node. > > > > 4. The new algorithm prefers assigning to all vCPUs in > > each NUMA hop over assigning to separate cores. Are there > > experiments showing that is the right tradeoff? What > > are the results if assigning to separate cores is preferred? > > I remember in a customer case, putting the IRQs on the same > NUMA node has better perf. But I agree, this should be re-tested > on MANA nic. 1) and 2) The change will not decrease the existing performance, but for system with high number of CPU, will be benefited after this. 3) The result has shown around 6 percent improvement. 4)The test result has shown around 10 percent difference when IRQs are spread on multiple numa nodes. > > - Haiyang >
On Sat, Jan 13, 2024 at 11:11:50AM -0800, Yury Norov wrote: > On Sat, Jan 13, 2024 at 04:20:31PM +0000, Michael Kelley wrote: > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: Friday, January 12, 2024 10:31 PM > > > > > On Fri, Jan 12, 2024 at 06:30:44PM +0000, Haiyang Zhang wrote: > > > > > > > > > -----Original Message----- > > > > From: Michael Kelley <mhklinux@outlook.com> Sent: Friday, January 12, 2024 11:37 AM > > > > > > > > > > From: Souradeep Chakrabarti <schakrabarti@linux.microsoft.com> Sent: > > > > > Wednesday, January 10, 2024 10:13 PM > > > > > > > > > > > > The test topology was used to check the performance between > > > > > > cpu_local_spread() and the new approach is : > > > > > > Case 1 > > > > > > IRQ Nodes Cores CPUs > > > > > > 0 1 0 0-1 > > > > > > 1 1 1 2-3 > > > > > > 2 1 2 4-5 > > > > > > 3 1 3 6-7 > > > > > > > > > > > > and with existing cpu_local_spread() > > > > > > Case 2 > > > > > > IRQ Nodes Cores CPUs > > > > > > 0 1 0 0 > > > > > > 1 1 0 1 > > > > > > 2 1 1 2 > > > > > > 3 1 1 3 > > > > > > > > > > > > Total 4 channels were used, which was set up by ethtool. > > > > > > case 1 with ntttcp has given 15 percent better performance, than > > > > > > case 2. During the test irqbalance was disabled as well. > > > > > > > > > > > > Also you are right, with 64CPU system this approach will spread > > > > > > the irqs like the cpu_local_spread() but in the future we will offer > > > > > > MANA nodes, with more than 64 CPUs. There it this new design will > > > > > > give better performance. > > > > > > > > > > > > I will add this performance benefit details in commit message of > > > > > > next version. > > > > > > > > > > Here are my concerns: > > > > > > > > > > 1. The most commonly used VMs these days have 64 or fewer > > > > > vCPUs and won't see any performance benefit. > > > > > > > > > > 2. Larger VMs probably won't see the full 15% benefit because > > > > > all vCPUs in the local NUMA node will be assigned IRQs. For > > > > > example, in a VM with 96 vCPUs and 2 NUMA nodes, all 48 > > > > > vCPUs in NUMA node 0 will all be assigned IRQs. The remaining > > > > > 16 IRQs will be spread out on the 48 CPUs in NUMA node 1 > > > > > in a way that avoids sharing a core. But overall the means > > > > > that 75% of the IRQs will still be sharing a core and > > > > > presumably not see any perf benefit. > > > > > > > > > > 3. Your experiment was on a relatively small scale: 4 IRQs > > > > > spread across 2 cores vs. across 4 cores. Have you run any > > > > > experiments on VMs with 128 vCPUs (for example) where > > > > > most of the IRQs are not sharing a core? I'm wondering if > > > > > the results with 4 IRQs really scale up to 64 IRQs. A lot can > > > > > be different in a VM with 64 cores and 2 NUMA nodes vs. > > > > > 4 cores in a single node. > > > > > > > > > > 4. The new algorithm prefers assigning to all vCPUs in > > > > > each NUMA hop over assigning to separate cores. Are there > > > > > experiments showing that is the right tradeoff? What > > > > > are the results if assigning to separate cores is preferred? > > > > > > > > I remember in a customer case, putting the IRQs on the same > > > > NUMA node has better perf. But I agree, this should be re-tested > > > > on MANA nic. > > > > > > 1) and 2) The change will not decrease the existing performance, but for > > > system with high number of CPU, will be benefited after this. > > > > > > 3) The result has shown around 6 percent improvement. > > > > > > 4)The test result has shown around 10 percent difference when IRQs are > > > spread on multiple numa nodes. > > > > OK, this looks pretty good. Make clear in the commit messages what > > the tradeoffs are, and what the real-world benefits are expected to be. > > Some future developer who wants to understand why IRQs are assigned > > this way will thank you. :-) > > I agree with Michael, this needs to be spoken aloud. > > >From the above, is that correct that the best performance is achieved > when the # of IRQs is half the nubmer of CPUs in the 1st node, because > this configuration allows to spread IRQs across cores the most optimal > way? And if we have more or less than that, it hurts performance, at > least for MANA networking? It does not decrease the performance from current cpu_local_spread(), but optimum performance comes when node has CPUs double that of number of IRQs (considering SMT==2). Now only if the number of CPUs are same that of number of IRQs, (that is num of CPUs <= 64) then, we see same performance like existing design with cpu_local_spread(). If node has more CPUs than 64, then we get better performance than cpu_local_spread(). > > So, the B|A performance chart may look like this, right? > > irq nodes cores cpus perf > 0 1 | 1 0 | 0 0 | 0-1 0% > 1 1 | 1 0 | 1 1 | 2-3 +5% > 2 1 | 1 1 | 2 2 | 4-5 +10% > 3 1 | 1 1 | 3 3 | 6-7 +15% > 4 1 | 1 0 | 4 3 | 0-1 +12% > ... | | | > 7 1 | 1 1 | 7 3 | 6-7 0% > ... > 15 2 | 2 3 | 3 15 | 14-15 0% > > Souradeep, can you please confirm that my understanding is correct? > > In v5, can you add a table like the above with real performance > numbers for your driver? I think that it would help people to > configure their VMs better when networking is a bottleneck. > I will share a chart on next version of patch 3. Thanks for the suggestion. > Thanks, > Yury
diff --git a/drivers/net/ethernet/microsoft/mana/gdma_main.c b/drivers/net/ethernet/microsoft/mana/gdma_main.c index 6367de0c2c2e..6a967d6be01e 100644 --- a/drivers/net/ethernet/microsoft/mana/gdma_main.c +++ b/drivers/net/ethernet/microsoft/mana/gdma_main.c @@ -1243,6 +1243,35 @@ void mana_gd_free_res_map(struct gdma_resource *r) r->size = 0; } +static __maybe_unused int irq_setup(unsigned int *irqs, unsigned int len, int node) +{ + const struct cpumask *next, *prev = cpu_none_mask; + cpumask_var_t cpus __free(free_cpumask_var); + int cpu, weight; + + if (!alloc_cpumask_var(&cpus, GFP_KERNEL)) + return -ENOMEM; + + rcu_read_lock(); + for_each_numa_hop_mask(next, node) { + weight = cpumask_weight_andnot(next, prev); + while (weight > 0) { + cpumask_andnot(cpus, next, prev); + for_each_cpu(cpu, cpus) { + if (len-- == 0) + goto done; + irq_set_affinity_and_hint(*irqs++, topology_sibling_cpumask(cpu)); + cpumask_andnot(cpus, cpus, topology_sibling_cpumask(cpu)); + --weight; + } + } + prev = next; + } +done: + rcu_read_unlock(); + return 0; +} + static int mana_gd_setup_irqs(struct pci_dev *pdev) { unsigned int max_queues_per_port = num_online_cpus();