Message ID | 20240103115602.19044-11-lakshmi.sowjanya.d@intel.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-15478-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4971630dyb; Wed, 3 Jan 2024 04:00:57 -0800 (PST) X-Google-Smtp-Source: AGHT+IEm5UnifDCH1QFHe0lGmxWBV835/nQ3PP3DEFeVYQ6Luy1G7RY3B2xds5YvOqfICnNNtipL X-Received: by 2002:a05:6a20:7828:b0:198:e949:51fa with SMTP id a40-20020a056a20782800b00198e94951famr129809pzg.32.1704283257410; Wed, 03 Jan 2024 04:00:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704283257; cv=none; d=google.com; s=arc-20160816; b=a7RL7U7pdnQqamY0U2X7ACaNonIFgYHYraDIeaCyMxym1X4lA18ud/s8Otzd+xRUMq Xpg4GPZsNvyNJ6AH2ngNBXaptAZmtz110DoiksdVmTejzDAAORVay5IrqnE7p5m1hBQp tDhMvSRRHdnbxqUwPeDNeYMOBEhvq3XwnjGYOAm1Yvr7CHf1p0LtD1rFYrGohCabeZcg eNWFnbD0sPHIkmIOjJjWxqskCKDPPLTUsRPxCPnONncSOydXXjv4lK/NjtFvY2oGFl/R jOp8eY1fT0e63/qShWb62Aw93FMGr6ZrAG1po7+sytJPD3SPZrkbZxxAwte6BAX8e0XF 8q2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=n74uyh1hgyzrSR0ZX3C64lsP4BVPxioetmd+G+ygx/c=; fh=4NrVLy9e1N+ecgT+cYXeaYo3IQFJO3N8B6ul/oSBUd8=; b=dV5ONALONNWJD4SydSwafj3TeuIk/h+SWG2f1gkyKGJ3iagYwmJC0dRYBDy/3hxcM5 pBJM+gwsjZ9uavJozgkN/2NQjSUtASwxfck4AbKi8HOdvPOzLih/dwFEyHEfK6AnpeR1 VT8SH2YsfKLZjaBMuuzfC5Asei9C6BcK4IRmjlqZDvSbGKMR/JRO3yuGU/CEUPSdJRO6 2kd8N4TsGUyjSAlQsUN8s5dhxGMuqLTsdVIE+DDLmXTP08oJB0C1AK7U4EBE0Ay7PK+v X/hZoh+95NJpK2Kp9EnR4Jry+EzZhcoP/K8bNpf26LjQNipcxfxcE6rHEVBiqkjgsKwI 9uCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Pz75pFel; spf=pass (google.com: domain of linux-kernel+bounces-15478-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-15478-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id q38-20020a635066000000b005ce3cd4ed95si13204697pgl.94.2024.01.03.04.00.57 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Jan 2024 04:00:57 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-15478-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Pz75pFel; spf=pass (google.com: domain of linux-kernel+bounces-15478-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-15478-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 3494D2853E8 for <ouuuleilei@gmail.com>; Wed, 3 Jan 2024 12:00:57 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id B31331BDFF; Wed, 3 Jan 2024 11:57:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Pz75pFel" X-Original-To: linux-kernel@vger.kernel.org Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.88]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B724C1BDDC; Wed, 3 Jan 2024 11:57:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1704283034; x=1735819034; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=M7wCBVGLoY9FqwR8B4e75uBEBjNx5OX2ShepOLnPD5U=; b=Pz75pFelc2mRnYThS2GGs684lGasXz3Uf19CZvKZPkD3NL4eg9ZCc2bo q2MyVzqvlmADUmefP1cO4p26F30WnEcsLId/jngSXb+75W4JqqHRfxykw eZpUTSs4+j8Ye/qXPVe1OwRm0wCwRdIf8fe1Rm4rFnSkCpp2E571FRPge GevduDB40XsqYV4V3MUsbNIu1+txGgaKb/FAeDunf6B1KcWnDiECfJ5uS vQ+48et6KrwdLeT5vyT5R3f63/aGdmpsYjZkLhHDcNLWjr2Pq2nLhYT1L fp9e9KQrsvYf4qSveMh46x1b8ZzFxIDp3e6a03NRTLGQC8JXrZliynspk g==; X-IronPort-AV: E=McAfee;i="6600,9927,10941"; a="428169616" X-IronPort-AV: E=Sophos;i="6.04,327,1695711600"; d="scan'208";a="428169616" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Jan 2024 03:57:14 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10941"; a="1111348139" X-IronPort-AV: E=Sophos;i="6.04,327,1695711600"; d="scan'208";a="1111348139" Received: from inlubt0316.iind.intel.com ([10.191.20.213]) by fmsmga005.fm.intel.com with ESMTP; 03 Jan 2024 03:57:07 -0800 From: lakshmi.sowjanya.d@intel.com To: tglx@linutronix.de, jstultz@google.com, giometti@enneenne.com, corbet@lwn.net, linux-kernel@vger.kernel.org Cc: x86@kernel.org, netdev@vger.kernel.org, linux-doc@vger.kernel.org, intel-wired-lan@lists.osuosl.org, andriy.shevchenko@linux.intel.com, eddie.dong@intel.com, christopher.s.hall@intel.com, jesse.brandeburg@intel.com, davem@davemloft.net, alexandre.torgue@foss.st.com, joabreu@synopsys.com, mcoquelin.stm32@gmail.com, perex@perex.cz, linux-sound@vger.kernel.org, anthony.l.nguyen@intel.com, pandith.n@intel.com, mallikarjunappa.sangannavar@intel.com, thejesh.reddy.t.r@intel.com, lakshmi.sowjanya.d@intel.com Subject: [RFC PATCH v3 10/11] Documentation: driver-api: pps: Add Intel Timed I/O PPS generator Date: Wed, 3 Jan 2024 17:26:01 +0530 Message-Id: <20240103115602.19044-11-lakshmi.sowjanya.d@intel.com> X-Mailer: git-send-email 2.35.3 In-Reply-To: <20240103115602.19044-1-lakshmi.sowjanya.d@intel.com> References: <20240103115602.19044-1-lakshmi.sowjanya.d@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1787070521116877749 X-GMAIL-MSGID: 1787070521116877749 |
Series |
Add support for Intel PPS Generator
|
|
Commit Message
D, Lakshmi Sowjanya
Jan. 3, 2024, 11:56 a.m. UTC
From: Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> Add Intel Timed I/O PPS usage instructions. Co-developed-by: Pandith N <pandith.n@intel.com> Signed-off-by: Pandith N <pandith.n@intel.com> Signed-off-by: Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> --- Documentation/driver-api/pps.rst | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+)
Comments
On 1/3/24 03:56, lakshmi.sowjanya.d@intel.com wrote: > From: Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> > > Add Intel Timed I/O PPS usage instructions. > > Co-developed-by: Pandith N <pandith.n@intel.com> > Signed-off-by: Pandith N <pandith.n@intel.com> > Signed-off-by: Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> > Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> > --- > Documentation/driver-api/pps.rst | 22 ++++++++++++++++++++++ > 1 file changed, 22 insertions(+) > > diff --git a/Documentation/driver-api/pps.rst b/Documentation/driver-api/pps.rst > index 78dded03e5d8..cb1e4d814d37 100644 > --- a/Documentation/driver-api/pps.rst > +++ b/Documentation/driver-api/pps.rst > @@ -246,3 +246,25 @@ delay between assert and clear edge as small as possible to reduce system > latencies. But if it is too small slave won't be able to capture clear edge > transition. The default of 30us should be good enough in most situations. > The delay can be selected using 'delay' pps_gen_parport module parameter. > + > + > +Intel Timed I/O PPS signal generator > +------------------------------------ > + > +Intel Timed I/O is a high precision device, present on 2019 and newer Intel > +CPUs, that can generate PPS signal. can generate a PPS signal. or can generate PPS signals. > + > +Timed I/O and system time are both driven by same hardware clock, The signal clock. The signal is > +generated with a precision of ~20 nanoseconds. The generated PPS signal > +is used to synchronize an external device with system clock. For example, > +Share your clock with a device that receives PPS signal, generated by share > +Timed I/O device. There are dedicated Timed I/O pins to deliver PPS signal maybe: to deliver the PPS signal > +to an external device. > + > +Usage of Intel Timed I/O as PPS generator: > + > +Start generating PPS signal:: > + $echo 1 > /sys/devices/platform/INTCxxxx\:00/enable > + > +Stop generating PPS signal:: > + $echo 0 > /sys/devices/platform/INTCxxxx\:00/enable
diff --git a/Documentation/driver-api/pps.rst b/Documentation/driver-api/pps.rst index 78dded03e5d8..cb1e4d814d37 100644 --- a/Documentation/driver-api/pps.rst +++ b/Documentation/driver-api/pps.rst @@ -246,3 +246,25 @@ delay between assert and clear edge as small as possible to reduce system latencies. But if it is too small slave won't be able to capture clear edge transition. The default of 30us should be good enough in most situations. The delay can be selected using 'delay' pps_gen_parport module parameter. + + +Intel Timed I/O PPS signal generator +------------------------------------ + +Intel Timed I/O is a high precision device, present on 2019 and newer Intel +CPUs, that can generate PPS signal. + +Timed I/O and system time are both driven by same hardware clock, The signal +generated with a precision of ~20 nanoseconds. The generated PPS signal +is used to synchronize an external device with system clock. For example, +Share your clock with a device that receives PPS signal, generated by +Timed I/O device. There are dedicated Timed I/O pins to deliver PPS signal +to an external device. + +Usage of Intel Timed I/O as PPS generator: + +Start generating PPS signal:: + $echo 1 > /sys/devices/platform/INTCxxxx\:00/enable + +Stop generating PPS signal:: + $echo 0 > /sys/devices/platform/INTCxxxx\:00/enable