Message ID | 1669018873-4718-2-git-send-email-quic_taozha@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp1452877wrr; Mon, 21 Nov 2022 00:25:04 -0800 (PST) X-Google-Smtp-Source: AA0mqf6xz8R+fiJTflyRMnS4k90wg8fru6tpCAWYfBpodgSTaFykbONwbyka1watB05DnkCLQ3gE X-Received: by 2002:aa7:cc08:0:b0:461:8a43:e93 with SMTP id q8-20020aa7cc08000000b004618a430e93mr14525093edt.275.1669019104425; Mon, 21 Nov 2022 00:25:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669019104; cv=none; d=google.com; s=arc-20160816; b=huGcT1R+cuGxjaGzugXbH9agEqxrBJTGQfSd7hmlGXnpq+Ze85Qr0sb/U00SmsjPhP iyV59vlDkC6+rdL/FhFwLgtPzBhcXZ1nNVGkN0Fn44aerIIvc9/Q6jmj9GeUt0mxfaQu rLOxqKMRs6hYZXh0VltjOiAASq2/0d4VOD5XPM+LosNAlaGsIoNyaIhWHKCvtUak+cDA ouylQT2vaIttGle9PehQnx+Lf+/YSl2fH9SlPhN0OxPTj+RwBys2pUXiTqvKncX7F++I gRXszJOM1EJCj6tq07VNL+u/4M5Syq/ZfZ4UCni0RUGUsza8+be6A1ditt1olRRx78Bq YyIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=V1LU8LRl+xf+WYxTE4dHJDvpPMGsaDqm739lkesWJ2A=; b=vKJuAPvwpDTi9JcwAvDjVYtFCHfJtdFRGiq4EhbuFivgVlWOMGjBrsbiBAnlNN6mp2 k1k/QEpAxWNaBfJNRerScHt96aWFNdi0jom29wHn7Dmk6xsEJ5OX+cCpYBJgj0fpRcOx AQp8Ha/UIl1uVCqdAtEiMHRILJqmQ25rRpnlUMQoWliOyI14qePJTcsjd60FPOym2dOs hvW6rj0nQ6TOM755+3HcjhFbAZDjlgSl0c67xqt3vIjbFkm/gpn2PSFE3GoWRmP5+9XG tZXOcGC00YZECwSoMuqkdXtAqhk0i6+D1t7JnZwgfggCypsh/H7tPlq7wYv5E8Ex5YhI eOVg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=QBqDDd+1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b2-20020a056402138200b00462c7bbc03esi7557300edv.114.2022.11.21.00.24.40; Mon, 21 Nov 2022 00:25:04 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=QBqDDd+1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229817AbiKUIWj (ORCPT <rfc822;peter110.wang@gmail.com> + 99 others); Mon, 21 Nov 2022 03:22:39 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50384 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229519AbiKUIWh (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 21 Nov 2022 03:22:37 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D87F22BC6; Mon, 21 Nov 2022 00:22:35 -0800 (PST) Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 2AL7PNDe000663; Mon, 21 Nov 2022 08:22:23 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=V1LU8LRl+xf+WYxTE4dHJDvpPMGsaDqm739lkesWJ2A=; b=QBqDDd+1JJ6kPwqNqKTRDtlW6s85yk6hNLmsDPfSgujA6L2gqyfmiTnndhr32DmswyYw Fx4rbVa4iwR6PQpLqMGznpPYuonAiJcD6EZ9vo2LSWDc/Itu8Z8AsT/pTyTQnJeJdr6N 4UsXJaadqPVRHi7w5wadyL9Wf6l1tb0xIFfe1v+1rAbX+CMi0tZt02fm1eTt/nTn6MW0 oy8ShlaH4k0VUtzHxBG8fGLn+E/sMAfgNgVQc4TZijSTFu4ms4rQpYf1xvquf71fBAqP X3djEy/49D1FRK1ilx3kxJrLAkefa7/BMmqUZCG8Q693JgngJbF4NiKhq1PHbCvyzZsT Mw== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3kxrkv3vte-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 21 Nov 2022 08:22:23 +0000 Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 2AL8MLwm023983 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 21 Nov 2022 08:22:21 GMT Received: from taozha-gv.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Mon, 21 Nov 2022 00:22:16 -0800 From: Tao Zhang <quic_taozha@quicinc.com> To: Mathieu Poirier <mathieu.poirier@linaro.org>, Suzuki K Poulose <suzuki.poulose@arm.com>, Alexander Shishkin <alexander.shishkin@linux.intel.com>, Konrad Dybcio <konradybcio@gmail.com>, Mike Leach <mike.leach@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org> CC: Tao Zhang <quic_taozha@quicinc.com>, Jinlong Mao <quic_jinlmao@quicinc.com>, Leo Yan <leo.yan@linaro.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, <coresight@lists.linaro.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, Tingwei Zhang <quic_tingweiz@quicinc.com>, Yuanfang Zhang <quic_yuanfang@quicinc.com>, Trilok Soni <quic_tsoni@quicinc.com>, Hao Zhang <quic_hazha@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <bjorn.andersson@linaro.org> Subject: [PATCH v1 1/9] dt-bindings: arm: Add support for DSB element Date: Mon, 21 Nov 2022 16:21:05 +0800 Message-ID: <1669018873-4718-2-git-send-email-quic_taozha@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1669018873-4718-1-git-send-email-quic_taozha@quicinc.com> References: <1669018873-4718-1-git-send-email-quic_taozha@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 0lD9WR4V62kOV1EdrWWgWEy7w4YXd3rt X-Proofpoint-ORIG-GUID: 0lD9WR4V62kOV1EdrWWgWEy7w4YXd3rt X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.895,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-11-21_05,2022-11-18_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 mlxlogscore=838 malwarescore=0 impostorscore=0 mlxscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 suspectscore=0 bulkscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2210170000 definitions=main-2211210065 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1750093376469127938?= X-GMAIL-MSGID: =?utf-8?q?1750093376469127938?= |
Series |
Add support to configure TPDM DSB subunit
|
|
Commit Message
Tao Zhang
Nov. 21, 2022, 8:21 a.m. UTC
Add property "qcom,dsb-elem-size" to support DSB(Discrete Single
Bit) element for TPDA. Specifies the DSB element size supported
by each monitor connected to the aggregator on each port. Should
be specified in pairs (port, dsb element size).
Signed-off-by: Tao Zhang <quic_taozha@quicinc.com>
---
Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml | 9 +++++++++
1 file changed, 9 insertions(+)
Comments
On 21/11/2022 08:21, Tao Zhang wrote: > Add property "qcom,dsb-elem-size" to support DSB(Discrete Single > Bit) element for TPDA. Specifies the DSB element size supported > by each monitor connected to the aggregator on each port. Should > be specified in pairs (port, dsb element size). > > Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> > --- > Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > index c46ddea..e3b58b5 100644 > --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > @@ -58,6 +58,13 @@ properties: > minItems: 1 > maxItems: 2 > > + qcom,dsb-elem-size: minor nit: Couldn't this be qcom,dsb-element-size ? Its not too long from what we have and is more meaningful. Otherwise, Acked-by: Suzuki K Poulose <suzuki.poulose@arm.com> > + description: | > + Specifies the DSB element size supported by each monitor > + connected to the aggregator on each port. Should be specified > + in pairs (port, dsb element size). > + $ref: /schemas/types.yaml#/definitions/uint32-matrix > + > clocks: > maxItems: 1 > > @@ -100,6 +107,8 @@ examples: > compatible = "qcom,coresight-tpda", "arm,primecell"; > reg = <0x6004000 0x1000>; > > + qcom,dsb-elem-size = <0 32>; > + > clocks = <&aoss_qmp>; > clock-names = "apb_pclk"; >
On 21/11/2022 09:21, Tao Zhang wrote: > Add property "qcom,dsb-elem-size" to support DSB(Discrete Single > Bit) element for TPDA. Specifies the DSB element size supported > by each monitor connected to the aggregator on each port. Should > be specified in pairs (port, dsb element size). > > Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> > --- > Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > index c46ddea..e3b58b5 100644 > --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > @@ -58,6 +58,13 @@ properties: > minItems: 1 > maxItems: 2 > > + qcom,dsb-elem-size: > + description: | > + Specifies the DSB element size supported by each monitor > + connected to the aggregator on each port. Should be specified > + in pairs (port, dsb element size). > + $ref: /schemas/types.yaml#/definitions/uint32-matrix Then you need items, probably with maxItems as well, like: https://elixir.bootlin.com/linux/v5.19/source/Documentation/devicetree/bindings/iio/adc/st,stm32-adc.yaml#L278 > + > clocks: > maxItems: 1 > Best regards, Krzysztof
On Mon, Nov 21, 2022 at 04:21:05PM +0800, Tao Zhang wrote: > Add property "qcom,dsb-elem-size" to support DSB(Discrete Single > Bit) element for TPDA. Specifies the DSB element size supported > by each monitor connected to the aggregator on each port. Should > be specified in pairs (port, dsb element size). > > Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> > --- > Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > index c46ddea..e3b58b5 100644 > --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml > @@ -58,6 +58,13 @@ properties: > minItems: 1 > maxItems: 2 > > + qcom,dsb-elem-size: > + description: | > + Specifies the DSB element size supported by each monitor > + connected to the aggregator on each port. Should be specified > + in pairs (port, dsb element size). Please define DSB somewhere here and not just the commit msg. > + $ref: /schemas/types.yaml#/definitions/uint32-matrix > + > clocks: > maxItems: 1 > > @@ -100,6 +107,8 @@ examples: > compatible = "qcom,coresight-tpda", "arm,primecell"; > reg = <0x6004000 0x1000>; > > + qcom,dsb-elem-size = <0 32>; > + > clocks = <&aoss_qmp>; > clock-names = "apb_pclk"; > > -- > 2.7.4 > >
diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml index c46ddea..e3b58b5 100644 --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpda.yaml @@ -58,6 +58,13 @@ properties: minItems: 1 maxItems: 2 + qcom,dsb-elem-size: + description: | + Specifies the DSB element size supported by each monitor + connected to the aggregator on each port. Should be specified + in pairs (port, dsb element size). + $ref: /schemas/types.yaml#/definitions/uint32-matrix + clocks: maxItems: 1 @@ -100,6 +107,8 @@ examples: compatible = "qcom,coresight-tpda", "arm,primecell"; reg = <0x6004000 0x1000>; + qcom,dsb-elem-size = <0 32>; + clocks = <&aoss_qmp>; clock-names = "apb_pclk";