Message ID | 20231220-sa8295p-gpu-v2-7-4763246b72c0@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-9331-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2483:b0:fb:cd0c:d3e with SMTP id q3csp846444dyi; Thu, 21 Dec 2023 20:41:55 -0800 (PST) X-Google-Smtp-Source: AGHT+IGBr92VFjtrVsMvj0H+UmT/KfdVXVd/AFY5H0eidv5K4U8KQfGGFNUXgq1pRDVuggp0R62f X-Received: by 2002:a17:902:c3d1:b0:1d3:35e4:bcd7 with SMTP id j17-20020a170902c3d100b001d335e4bcd7mr913366plj.34.1703220115076; Thu, 21 Dec 2023 20:41:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703220115; cv=none; d=google.com; s=arc-20160816; b=B0iXAXPP628i/DqS4h5E65tr/GlGsSx/H9mpgs7RJuW7tM80ZSYEppFlCzSrcxN0fk Z8xfXcxdDb8sNRKYbm+tb60zDuKd9qU32TsDd7M8IHryTv2ChS1FDLsqfja9G0Y+guCX ixKa00DLHL8oHa/d34Az/NzjZsJHrzbSNOgNe/yHdT1lMoO4nlLTafVAUUIBnqJtLibq 9m4PE47dF7q+FrDdmD2bAnFbg1ztQDrD/hUYA3JJOcDnPYh+NvtLwWEJPY/sA6PNdzEC Cijm5pGuiCt956rOTYJWrs/LeIzQ8LpuP2zn85WpLC7r/jScjgh+roVZur+vzzPR0P25 6NIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :subject:date:from:dkim-signature; bh=Hdhf/vukbF6VN3w1T8nt2R0QIovuK/C1DMcwBN9byko=; fh=foPuD/1Jb/JHGIlIIMSam5lBCF16WurQwdJ9iwCwP6c=; b=ZsL3/ZryjVUnB74zu58FR/G6dsFBVKrZgKihYtjyTHnQii+ctZJ0LeUayeP4PsNiZz bsB5cn+Oo9YJevcGx+Kiz5vFUW4jEdx/syLeT5yFP35NUqwTzSKS1Gu0Y4C1RVm2Svqg 6jqGN7R6R4r0OIngyWP35UMBx9iv6EuZw2JZLgn34NAniIwZglCNH+W4CfuZVO1TLZlo yq/WHA0qIhzdE1C502nCLKqJoz18Q4/39DPDlSHQDm9dC/kitDYD0eCb2BQl9pHYWszR qDP06CAx6OUFQulnv9cD+l0BXS/YouKp7LMpYoOanEcZXeUcba2cp5aNsrpPf4maA7F2 kngw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="Hf/9gkFh"; spf=pass (google.com: domain of linux-kernel+bounces-9331-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-9331-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id t5-20020a170902b20500b001d06d30071dsi2508959plr.651.2023.12.21.20.41.54 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Dec 2023 20:41:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-9331-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="Hf/9gkFh"; spf=pass (google.com: domain of linux-kernel+bounces-9331-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-9331-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id D73F2288962 for <ouuuleilei@gmail.com>; Fri, 22 Dec 2023 04:41:54 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3EECB17984; Fri, 22 Dec 2023 04:39:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Hf/9gkFh" X-Original-To: linux-kernel@vger.kernel.org Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5338C524F; Fri, 22 Dec 2023 04:39:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 3BM4PsdO000898; Fri, 22 Dec 2023 04:39:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:date:subject:mime-version:content-type :content-transfer-encoding:message-id:references:in-reply-to:to :cc; s=qcppdkim1; bh=Hdhf/vukbF6VN3w1T8nt2R0QIovuK/C1DMcwBN9byko =; b=Hf/9gkFh7mslhPiZyJCfJnvUQpShQfY6bPfgrT+bI52joS/mw+FvwTpUBjB IdVeXFhoTM5VgrxRY+H+CJJEk57Wjm8mvCZN3/BEEgw6D+l70cJqmNHIa+anFJry DbjY8GBAsCY5QvxM1ROfkCUTd2DMhXVMQSJJiNP4F4mrN8loAU1SW7pK1hhpjQIS mVU4lEwymlf5mrhQjPlYWyCF3Qh0SItatOWaS7lNGKNmuOm1hV7NoJFdKVADFUHZ l9HMeS8uV0t8kV7nzErtvEMeGPbo9HxbcJ94aN7UWNRl+W6U4kSp4N/XKBbM4wL0 O64exNYnlRGjRkoDA00jOFXgsxw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3v4xpq8hu5-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 22 Dec 2023 04:39:27 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3BM4dQiD029455 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 22 Dec 2023 04:39:26 GMT Received: from [169.254.0.1] (10.49.16.6) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 21 Dec 2023 20:39:25 -0800 From: Bjorn Andersson <quic_bjorande@quicinc.com> Date: Thu, 21 Dec 2023 20:39:28 -0800 Subject: [PATCH v2 7/8] arm64: dts: qcom: sa8295p-adp: Enable GPU Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-ID: <20231220-sa8295p-gpu-v2-7-4763246b72c0@quicinc.com> References: <20231220-sa8295p-gpu-v2-0-4763246b72c0@quicinc.com> In-Reply-To: <20231220-sa8295p-gpu-v2-0-4763246b72c0@quicinc.com> To: Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Taniya Das <quic_tdas@quicinc.com>, Ulf Hansson <ulf.hansson@linaro.org>, Johan Hovold <johan+linaro@kernel.org>, "Catalin Marinas" <catalin.marinas@arm.com>, Will Deacon <will@kernel.org> CC: <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-pm@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, "Bjorn Andersson" <quic_bjorande@quicinc.com> X-Mailer: b4 0.12.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1703219963; l=1206; i=quic_bjorande@quicinc.com; s=20230915; h=from:subject:message-id; bh=dD0GcfAbQWB/Byxom1p5BHXW6AYuvh2caz6aOAzFafc=; b=wdt7APMlRp9v9bLZyPfHYFZadpcjHEggqzOrq9Ty5sjfDthOG+tpPBELJQRH+itmQAuyHJo2AhLB TXqzlIu6DP70erykVwK6gb832FieE7SmddyCAMuuTWo4aYES4+EZ X-Developer-Key: i=quic_bjorande@quicinc.com; a=ed25519; pk=VkhObtljigy9k0ZUIE1Mvr0Y+E1dgBEH9WoLQnUtbIM= X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: d7qY4yyaZNIASqca0fHnBBMWUKvEMsmA X-Proofpoint-ORIG-GUID: d7qY4yyaZNIASqca0fHnBBMWUKvEMsmA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-09_02,2023-12-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 impostorscore=0 malwarescore=0 adultscore=0 mlxscore=0 spamscore=0 clxscore=1015 bulkscore=0 lowpriorityscore=0 mlxlogscore=864 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2311290000 definitions=main-2312220029 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785955735331722503 X-GMAIL-MSGID: 1785955735331722503 |
Series |
arm64: dts: qcom: sa8295p: Enable GPU
|
|
Commit Message
Bjorn Andersson
Dec. 22, 2023, 4:39 a.m. UTC
With the necessary support in place for supplying VDD_GFX from the
MAX20411 regulator, enable the GPU clock controller, GMU, Adreno SMMU
and the GPU on the SA8295P ADP.
Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com>
---
arch/arm64/boot/dts/qcom/sa8295p-adp.dts | 29 +++++++++++++++++++++++++++++
1 file changed, 29 insertions(+)
Comments
On Fri, 22 Dec 2023 at 06:40, Bjorn Andersson <quic_bjorande@quicinc.com> wrote: > > With the necessary support in place for supplying VDD_GFX from the > MAX20411 regulator, enable the GPU clock controller, GMU, Adreno SMMU > and the GPU on the SA8295P ADP. > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> > --- > arch/arm64/boot/dts/qcom/sa8295p-adp.dts | 29 +++++++++++++++++++++++++++++ > 1 file changed, 29 insertions(+) Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
On 22.12.2023 05:39, Bjorn Andersson wrote: > With the necessary support in place for supplying VDD_GFX from the > MAX20411 regulator, enable the GPU clock controller, GMU, Adreno SMMU > and the GPU on the SA8295P ADP. > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> > --- [...] > +&gpucc { > + vdd-gfx-supply = <&vdd_gfx>; > + status = "okay"; > +}; Already enabled > + > +&gmu { > + status = "okay"; > +}; > + > +&gpu { > + status = "okay"; > + > + zap-shader { > + memory-region = <&gpu_mem>; > + firmware-name = "qcom/sa8295p/a690_zap.mbn"; > + }; > +}; > + > +&gpu_smmu { > + status = "okay"; > +}; Already enabled Konrad
On Wed, Dec 27, 2023 at 02:09:47AM +0100, Konrad Dybcio wrote: > On 22.12.2023 05:39, Bjorn Andersson wrote: > > With the necessary support in place for supplying VDD_GFX from the > > MAX20411 regulator, enable the GPU clock controller, GMU, Adreno SMMU > > and the GPU on the SA8295P ADP. > > > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> > > --- > [...] > > > +&gpucc { > > + vdd-gfx-supply = <&vdd_gfx>; > > + status = "okay"; > > +}; > Already enabled > No, we're disabling these in sa8540p.dtsi, so they need to be re-enabled here. I don't remember if it's because the attempt to bring up gfx.lvl or if it's the attempt to operate the GPU components without adequate VDD_GFX, that is causing the issue...but either way, we don't survive boot. It's possible that we could move the max20411 up to sa8540p.dtsi to avoid the intermediate disable, but I'm not confident that it's "part of the platform"... Regards, Bjorn > > + > > +&gmu { > > + status = "okay"; > > +}; > > + > > +&gpu { > > + status = "okay"; > > + > > + zap-shader { > > + memory-region = <&gpu_mem>; > > + firmware-name = "qcom/sa8295p/a690_zap.mbn"; > > + }; > > +}; > > + > > +&gpu_smmu { > > + status = "okay"; > > +}; > Already enabled > > > Konrad
On 27.12.2023 21:21, Bjorn Andersson wrote: > On Wed, Dec 27, 2023 at 02:09:47AM +0100, Konrad Dybcio wrote: >> On 22.12.2023 05:39, Bjorn Andersson wrote: >>> With the necessary support in place for supplying VDD_GFX from the >>> MAX20411 regulator, enable the GPU clock controller, GMU, Adreno SMMU >>> and the GPU on the SA8295P ADP. >>> >>> Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> >>> --- >> [...] >> >>> +&gpucc { >>> + vdd-gfx-supply = <&vdd_gfx>; >>> + status = "okay"; >>> +}; >> Already enabled >> > > No, we're disabling these in sa8540p.dtsi, so they need to be re-enabled > here. > > I don't remember if it's because the attempt to bring up gfx.lvl or if > it's the attempt to operate the GPU components without adequate VDD_GFX, > that is causing the issue...but either way, we don't survive boot. Oh right! On 8155 touching mmcx, lcx or lmx would kaboom the platform.. > > > It's possible that we could move the max20411 up to sa8540p.dtsi to > avoid the intermediate disable, but I'm not confident that it's "part of > the platform"... Yeah, it's probably a question that is impossible to answer, as my wild assumption is that all designs are ADP-derived anyway.. Konrad
diff --git a/arch/arm64/boot/dts/qcom/sa8295p-adp.dts b/arch/arm64/boot/dts/qcom/sa8295p-adp.dts index 14327c697116..304c8d79bd31 100644 --- a/arch/arm64/boot/dts/qcom/sa8295p-adp.dts +++ b/arch/arm64/boot/dts/qcom/sa8295p-adp.dts @@ -108,6 +108,13 @@ edp3_connector_in: endpoint { }; }; }; + + reserved-memory { + gpu_mem: gpu-mem@8bf00000 { + reg = <0 0x8bf00000 0 0x2000>; + no-map; + }; + }; }; &apps_rsc { @@ -286,6 +293,28 @@ vdd_gfx: regulator@39 { }; }; +&gpucc { + vdd-gfx-supply = <&vdd_gfx>; + status = "okay"; +}; + +&gmu { + status = "okay"; +}; + +&gpu { + status = "okay"; + + zap-shader { + memory-region = <&gpu_mem>; + firmware-name = "qcom/sa8295p/a690_zap.mbn"; + }; +}; + +&gpu_smmu { + status = "okay"; +}; + &mdss0 { status = "okay"; };