Message ID | 20231211132600.25289-1-vaishnav.a@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp7046133vqy; Mon, 11 Dec 2023 05:26:42 -0800 (PST) X-Google-Smtp-Source: AGHT+IG8PBFETgtF+r4Ps7P9QFQfP7i+5XefuCPKrtopwop6eOhJJuDNz6/OKgReU3YieYJ8M61G X-Received: by 2002:a05:6a00:3090:b0:6ce:f632:3ca4 with SMTP id bh16-20020a056a00309000b006cef6323ca4mr1123969pfb.23.1702301202416; Mon, 11 Dec 2023 05:26:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1702301202; cv=none; d=google.com; s=arc-20160816; b=hY4+QPyU/vmIwc4IgpG+34ZyqZYbH+jy6uA2zy5igtgXzsCGtWU2ryXYQ2Sg7DhvTO d6RYekQIAoRzy5P+Rri2yBpv1jCpfGNTktbAzXfddG+RRSQ+FUEdDcsDwQz/vjZOk7/2 LWkyGXiSmVLNqq11eimKetSbNumoohbFNNyOm/ybb76WM3v9Z3ASbEGqIkiUIy92trZ2 XMqudlhDycVZHLPCeF0IHNIkDIA778MT4Qn55rAkPRZFnvrWl8VTWr+ci0bjwGAxEHaA b6IWC002Qdos+xuKRMbwuR8xSFBO95WgErrZgGhdWUvfF5v5Gaco6kbARvZVYo4g+WNr fyPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=UtCzAYAIRzPVfRJP9Kfrt39CwnlXcV5HuJkPTvuZFDE=; fh=jnMUYtpSx2w3SDTfzqLVzN0Cj6C+42TDgmf0uMLrAwc=; b=ibJQGz/C6pGcE5A5YxaxTvQsnvC+o9X9Udqq/gIhzPrLbLL8xVZEPiFVTyvVtMqLDn Yc85CL+vVF6xxaZEaWZpUour2UuFvMfepC3zljwefAf3KTEkJ8bthGOKmYDd399j3luX PVpmFMycRzMiWEjPRmHEY2XNUMnskbcEQUSp8nqDvXf8r2zwdZXFbsYdnMorAbKiDdPm FEpW3Weo9jt+gNAes2NIxQrKJonaznviGmRL1E1qKiy9Hp2wLoufaiKCQC4sVT4jrjkD We6bn6zwGiBDqTASjQQ9k27OXHsQAuInMenub7XM6jSn4Ra4jXGPYireHG7Sa5EPugHV Z7Zw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=nKiXeNd0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from agentk.vger.email (agentk.vger.email. [23.128.96.32]) by mx.google.com with ESMTPS id u2-20020a63df02000000b005c661efffcbsi5897250pgg.78.2023.12.11.05.26.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 Dec 2023 05:26:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) client-ip=23.128.96.32; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=nKiXeNd0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id D9CC3805EAD0; Mon, 11 Dec 2023 05:26:38 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234637AbjLKN03 (ORCPT <rfc822;dexuan.linux@gmail.com> + 99 others); Mon, 11 Dec 2023 08:26:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53702 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1343625AbjLKN00 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 11 Dec 2023 08:26:26 -0500 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7D43AB3 for <linux-kernel@vger.kernel.org>; Mon, 11 Dec 2023 05:26:31 -0800 (PST) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3BBDQ1GU122474; Mon, 11 Dec 2023 07:26:01 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1702301161; bh=UtCzAYAIRzPVfRJP9Kfrt39CwnlXcV5HuJkPTvuZFDE=; h=From:To:CC:Subject:Date; b=nKiXeNd00NFgq3Qb5xq2e7WXspoF7Fc6a0IQA5zR58Bem6Oi3k77JV/nFbIn4Sdnc 46jlOnrMWBooDt/EWyEC5yCqbiBAxOBnc9fSqazQs0duyzLacjLouEvydhaU5AEcns 2iwSap1f0KwctkKb3H+u/eHAOoFPW/E4Y6R5hn08= Received: from DFLE113.ent.ti.com (dfle113.ent.ti.com [10.64.6.34]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3BBDQ1ih015892 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 11 Dec 2023 07:26:01 -0600 Received: from DFLE108.ent.ti.com (10.64.6.29) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 11 Dec 2023 07:26:01 -0600 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 11 Dec 2023 07:26:01 -0600 Received: from localhost ([10.24.69.141]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3BBDQ0A4062315; Mon, 11 Dec 2023 07:26:01 -0600 From: Vaishnav Achath <vaishnav.a@ti.com> To: <nm@ti.com>, <ssantosh@kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> CC: <vigneshr@ti.com>, <u-kumar1@ti.com>, <j-choudhary@ti.com>, <vaishnav.a@ti.com> Subject: [PATCH] soc: ti: k3-socinfo: Add JTAG ID for J722S Date: Mon, 11 Dec 2023 18:56:00 +0530 Message-ID: <20231211132600.25289-1-vaishnav.a@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Mon, 11 Dec 2023 05:26:39 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784992185203159105 X-GMAIL-MSGID: 1784992185203159105 |
Series |
soc: ti: k3-socinfo: Add JTAG ID for J722S
|
|
Commit Message
Vaishnav Achath
Dec. 11, 2023, 1:26 p.m. UTC
Add JTAG ID info for the J722S SoC family to enable SoC detection.
More details about this SoC can be found in the TRM:
https://www.ti.com/lit/zip/sprujb3
Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com>
---
Bootlog with changes:
https://gist.github.com/vaishnavachath/23d859925277df9ccd628190e7c23371
drivers/soc/ti/k3-socinfo.c | 2 ++
1 file changed, 2 insertions(+)
Comments
On 12/11/23 7:26 AM, Vaishnav Achath wrote: > Add JTAG ID info for the J722S SoC family to enable SoC detection. > > More details about this SoC can be found in the TRM: > https://www.ti.com/lit/zip/sprujb3 > > Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com> > --- Simple enough, Reviewed-by: Andrew Davis <afd@ti.com> Although I do question our use of the J7x names. All of our parts here also have a "Sitara AMxx" branding. For instance here we could call this new device by its "AM67" name, then J784S4 renamed as AM69, etc. Then we would have a consistent naming (internally we will have to deal with the part name madness, but why expose that externally if we don't have to). Andrew > > Bootlog with changes: > https://gist.github.com/vaishnavachath/23d859925277df9ccd628190e7c23371 > > drivers/soc/ti/k3-socinfo.c | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/drivers/soc/ti/k3-socinfo.c b/drivers/soc/ti/k3-socinfo.c > index 7517a9c8c8fa..59101bf7cf23 100644 > --- a/drivers/soc/ti/k3-socinfo.c > +++ b/drivers/soc/ti/k3-socinfo.c > @@ -42,6 +42,7 @@ > #define JTAG_ID_PARTNO_J784S4 0xBB80 > #define JTAG_ID_PARTNO_AM62AX 0xBB8D > #define JTAG_ID_PARTNO_AM62PX 0xBB9D > +#define JTAG_ID_PARTNO_J722S 0xBBA0 > > static const struct k3_soc_id { > unsigned int id; > @@ -56,6 +57,7 @@ static const struct k3_soc_id { > { JTAG_ID_PARTNO_J784S4, "J784S4" }, > { JTAG_ID_PARTNO_AM62AX, "AM62AX" }, > { JTAG_ID_PARTNO_AM62PX, "AM62PX" }, > + { JTAG_ID_PARTNO_J722S, "J722S" }, > }; > > static const char * const j721e_rev_string_map[] = {
On 09:19-20231212, Andrew Davis wrote: > On 12/11/23 7:26 AM, Vaishnav Achath wrote: > > Add JTAG ID info for the J722S SoC family to enable SoC detection. > > > > More details about this SoC can be found in the TRM: > > https://www.ti.com/lit/zip/sprujb3 > > > > Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com> > > --- > > Simple enough, > > Reviewed-by: Andrew Davis <afd@ti.com> > > Although I do question our use of the J7x names. All of our parts here > also have a "Sitara AMxx" branding. For instance here we could call > this new device by its "AM67" name, then J784S4 renamed as AM69, etc. > Then we would have a consistent naming (internally we will have to deal > with the part name madness, but why expose that externally if we don't > have to). J722S is a new die and the core part, what rebranding/spins happens to it is subject to mktg group, not going to hold this series with that.
On 12/12/23 9:42 AM, Nishanth Menon wrote: > On 09:19-20231212, Andrew Davis wrote: >> On 12/11/23 7:26 AM, Vaishnav Achath wrote: >>> Add JTAG ID info for the J722S SoC family to enable SoC detection. >>> >>> More details about this SoC can be found in the TRM: >>> https://www.ti.com/lit/zip/sprujb3 >>> >>> Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com> >>> --- >> >> Simple enough, >> >> Reviewed-by: Andrew Davis <afd@ti.com> >> >> Although I do question our use of the J7x names. All of our parts here >> also have a "Sitara AMxx" branding. For instance here we could call >> this new device by its "AM67" name, then J784S4 renamed as AM69, etc. >> Then we would have a consistent naming (internally we will have to deal >> with the part name madness, but why expose that externally if we don't >> have to). > > J722S is a new die and the core part, what rebranding/spins happens to it is > subject to mktg group, not going to hold this series with that. > Never said to hold the series (I even gave my R-B), just a suggestion for later. Or more important when we add the DTB and other names to be consistent and use the correct part names and not always use the parent/die/family name. Andrew
Hi Vaishnav Achath, On Mon, 11 Dec 2023 18:56:00 +0530, Vaishnav Achath wrote: > Add JTAG ID info for the J722S SoC family to enable SoC detection. > > More details about this SoC can be found in the TRM: > https://www.ti.com/lit/zip/sprujb3 > > I have applied the following to branch ti-drivers-soc-next on [1]. Thank you! [1/1] soc: ti: k3-socinfo: Add JTAG ID for J722S commit: 2c2235292b33d788a1436f1d2a6108184a657f51 All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent up the chain during the next merge window (or sooner if it is a relevant bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. [1] https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git
diff --git a/drivers/soc/ti/k3-socinfo.c b/drivers/soc/ti/k3-socinfo.c index 7517a9c8c8fa..59101bf7cf23 100644 --- a/drivers/soc/ti/k3-socinfo.c +++ b/drivers/soc/ti/k3-socinfo.c @@ -42,6 +42,7 @@ #define JTAG_ID_PARTNO_J784S4 0xBB80 #define JTAG_ID_PARTNO_AM62AX 0xBB8D #define JTAG_ID_PARTNO_AM62PX 0xBB9D +#define JTAG_ID_PARTNO_J722S 0xBBA0 static const struct k3_soc_id { unsigned int id; @@ -56,6 +57,7 @@ static const struct k3_soc_id { { JTAG_ID_PARTNO_J784S4, "J784S4" }, { JTAG_ID_PARTNO_AM62AX, "AM62AX" }, { JTAG_ID_PARTNO_AM62PX, "AM62PX" }, + { JTAG_ID_PARTNO_J722S, "J722S" }, }; static const char * const j721e_rev_string_map[] = {