Message ID | 20221118164201.321147-1-krzysztof.kozlowski@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp297091wrr; Fri, 18 Nov 2022 08:43:59 -0800 (PST) X-Google-Smtp-Source: AA0mqf4oR9VbsuFhVlT0SAQEu6NodBMAcbO5o7s/vRVMdwi+nKtxhlG5GFFuYTbaWKBi7MTvd2rM X-Received: by 2002:a17:906:c7d1:b0:7ae:fdcd:8198 with SMTP id dc17-20020a170906c7d100b007aefdcd8198mr6858947ejb.475.1668789838909; Fri, 18 Nov 2022 08:43:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668789838; cv=none; d=google.com; s=arc-20160816; b=Or6xYJ8WK62T6zXYByq9WxcmOTE+GigVSJaG1sjM3p7a5Ehn7cUEngExIZgCrxNU10 axjvCp+M1RzvuWCFbA9idpAMubIXl9sky1DbdkajSxOwuXER+TvYQVZ1kYz5Gkduhd43 pj8WLvkp7rH3mWF0lfVyE+0KYpOXQGCJID6mk41dgG5xE9OWkY9rNkz5XHKeZ7/bczZM Vu/d+EHMcXjpzhb8OpMdS6WzfIOSdXl4ju3D8mPR0W6gZhBqMgpV011k+TYK856d0TUW fE268h0JgonJpv/RCdTfNJ/FWzSsjxvdYbkzGDvniaB5IjPWNCWX8VEWfZEiNoVuMzpz ucBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=x7yxRPpkQlxtFzHM7bHG1/Tzv/+e3IcCGQCZXSEVD+0=; b=qFrXL3RnGsQRqxubzhUiwvUlarVdoT5geyPyMb6GNNZN66CDGDS0b4qSAkzkmLFT5K n4dUH8g21vi/19LhCPzvvHhE8psx8TXdQ0E7ldRCajR/t24q5TfgpxCpsR8eTFjtE1vJ eghV2sPF/QEnCpmSdtq0vP+2buS956eNxuTg/ewt7mVKpIxIGh44zmzQHbIsVsEL5PHg 2/Hhj5mMghckI7u7t1zGmN1TQfgvdC9Y93b+7Xe0yRk7ekop1UK8cgk/rC8qNAh1rErT Tmp9VbF9BSQ4Dmn4hq9OkscW1ooZ4OvI/UJEK2w+NVTL0waAuAag/rAv2glJmbP9ST90 TYjw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="wJVKA/nw"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id xi7-20020a170906dac700b00771d781fb88si3740756ejb.411.2022.11.18.08.43.33; Fri, 18 Nov 2022 08:43:58 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="wJVKA/nw"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242170AbiKRQmO (ORCPT <rfc822;kkmonlee@gmail.com> + 99 others); Fri, 18 Nov 2022 11:42:14 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57688 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241647AbiKRQmL (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 18 Nov 2022 11:42:11 -0500 Received: from mail-lj1-x229.google.com (mail-lj1-x229.google.com [IPv6:2a00:1450:4864:20::229]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AB5E868C61 for <linux-kernel@vger.kernel.org>; Fri, 18 Nov 2022 08:42:09 -0800 (PST) Received: by mail-lj1-x229.google.com with SMTP id t10so7517497ljj.0 for <linux-kernel@vger.kernel.org>; Fri, 18 Nov 2022 08:42:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=x7yxRPpkQlxtFzHM7bHG1/Tzv/+e3IcCGQCZXSEVD+0=; b=wJVKA/nwQz03xEDCkQCELWQ9MDDPlVrqUPd4GxJpaTktRUscHD6sxk90EMix+jk3jA W3iWQzEjeCM3HRpDJVF7TXH8EbofaMSZckwrLp827U964n2Hx67j55knk4+oalEk2TSP JaAVKIH2MM586IXMtvobq7wF68edYxQyHl/gcWw+VY8g5XIJuWKxcy4uCBUczNjq6Nw4 KSCgJ2Q0GboN5NDnRtqW3rHhlAI9qL2Ooup75sT/EoxwVBeYQAQgHmdPYB1bLe4MJvdi Um83etlYeuoqqeI2PKK7QbxnH3GR3hc0m/r/0FNy+f0ZaWin6SatEf+IDTwrdj26bkJG cJig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=x7yxRPpkQlxtFzHM7bHG1/Tzv/+e3IcCGQCZXSEVD+0=; b=qf2eNWeIyUtCd49OSDeFLBEok3L2gIGJTAyNj9XSRo4Gim72jd8pDySfgmTVj2mXK1 N/lnyI58X6yMftvK3hrHT6RnV3icFmHkgEi6rAVOaQ0Effe81Eo/UKU7otI5n2J8tSif PkgC/FVHn17s2BA5Uutjzx46dBnLD/+ybfqXjRpo+bvqrz1OnwP8PXvwkUH8SmLzvx7R aLvlfeRh8T8BYaMeAPBBq/RYBVWzgylrDsUA4be/DUQrrhrFwdAajgpZKoQ44B7gIg46 45c0GDqAB1gL4eQetnVyQNgLqYJ0CN2w0LrdiXjy2OgBkCOhoakFmJwANg34nWuYfe3R rZkA== X-Gm-Message-State: ANoB5pmxJcQM4wLcLcGRUjlo/ghYNVbEBc6bdeBJUUaGX7tGWXPE/WkT xHpUi4wMqcWR1MttySbibP2KkQ== X-Received: by 2002:a2e:a9a7:0:b0:26e:2de:49ad with SMTP id x39-20020a2ea9a7000000b0026e02de49admr3025781ljq.511.1668789728074; Fri, 18 Nov 2022 08:42:08 -0800 (PST) Received: from krzk-bin.NAT.warszawa.vectranet.pl (088156142067.dynamic-2-waw-k-3-2-0.vectranet.pl. [88.156.142.67]) by smtp.gmail.com with ESMTPSA id e13-20020a05651236cd00b004b4bab7d5a9sm420324lfs.46.2022.11.18.08.42.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Nov 2022 08:42:07 -0800 (PST) From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, Doug Anderson <dianders@chromium.org> Subject: [RFT PATCH v2 1/2] arm64: dts: qcom: sdm845-db845c: drop unneeded qup_spi0_default Date: Fri, 18 Nov 2022 17:42:00 +0100 Message-Id: <20221118164201.321147-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749852974591478437?= X-GMAIL-MSGID: =?utf-8?q?1749852974591478437?= |
Series |
[RFT,v2,1/2] arm64: dts: qcom: sdm845-db845c: drop unneeded qup_spi0_default
|
|
Commit Message
Krzysztof Kozlowski
Nov. 18, 2022, 4:42 p.m. UTC
The qup_spi0_default pin override is exactly the same as one already in
sdm845.dtsi.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
---
Cc: Doug Anderson <dianders@chromium.org>
Changes since v1:
1. New patch.
---
arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 8 --------
1 file changed, 8 deletions(-)
Comments
On 18/11/2022 17:42, Krzysztof Kozlowski wrote: > The qup_spi0_default pin override is exactly the same as one already in > sdm845.dtsi. > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > > --- > > Cc: Doug Anderson <dianders@chromium.org> > > Changes since v1: > 1. New patch. > --- Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Konrad > arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 8 -------- > 1 file changed, 8 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > index 02dcf75c0745..56a7afb697ed 100644 > --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > @@ -1274,11 +1274,3 @@ ov7251_ep: endpoint { > }; > }; > }; > - > -/* PINCTRL - additions to nodes defined in sdm845.dtsi */ > -&qup_spi0_default { > - config { > - drive-strength = <6>; > - bias-disable; > - }; > -};
Hi, On Fri, Nov 18, 2022 at 8:42 AM Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > The qup_spi0_default pin override is exactly the same as one already in > sdm845.dtsi. > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > > --- > > Cc: Doug Anderson <dianders@chromium.org> > > Changes since v1: > 1. New patch. > --- > arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 8 -------- > 1 file changed, 8 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > index 02dcf75c0745..56a7afb697ed 100644 > --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > @@ -1274,11 +1274,3 @@ ov7251_ep: endpoint { > }; > }; > }; > - > -/* PINCTRL - additions to nodes defined in sdm845.dtsi */ > -&qup_spi0_default { > - config { > - drive-strength = <6>; > - bias-disable; > - }; > -}; I guess it's more of a question for what Bjorn thinks, but I view the fact that the drive-strength / bias are in the dtsi file to begin with as more as a bug in commit 8f6e20adaaf3 ("arm64: dts: qcom: sdm845: enable dma for spi"), which is where these properties were introduced to sdm845.dtsi. The historical guidance from Bjorn was that things like "drive-strength" and "bias" didn't belong in the SoC dtsi file. Later we came to an agreement that it could be OK to put drive-strength in the SoC dtsi file but that bias was still problematic because it meant ugly "/delete-property/" stuff in the board dtsi files [1]. [1] https://lore.kernel.org/r/YnSQvyAN3v69an8k@ripper
On 02/12/2022 01:49, Doug Anderson wrote: > Hi, > > On Fri, Nov 18, 2022 at 8:42 AM Krzysztof Kozlowski > <krzysztof.kozlowski@linaro.org> wrote: >> >> The qup_spi0_default pin override is exactly the same as one already in >> sdm845.dtsi. >> >> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> >> >> --- >> >> Cc: Doug Anderson <dianders@chromium.org> >> >> Changes since v1: >> 1. New patch. >> --- >> arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 8 -------- >> 1 file changed, 8 deletions(-) >> >> diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts >> index 02dcf75c0745..56a7afb697ed 100644 >> --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts >> +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts >> @@ -1274,11 +1274,3 @@ ov7251_ep: endpoint { >> }; >> }; >> }; >> - >> -/* PINCTRL - additions to nodes defined in sdm845.dtsi */ >> -&qup_spi0_default { >> - config { >> - drive-strength = <6>; >> - bias-disable; >> - }; >> -}; > > I guess it's more of a question for what Bjorn thinks, but I view the > fact that the drive-strength / bias are in the dtsi file to begin with > as more as a bug in commit 8f6e20adaaf3 ("arm64: dts: qcom: sdm845: > enable dma for spi"), which is where these properties were introduced > to sdm845.dtsi. > > The historical guidance from Bjorn was that things like > "drive-strength" and "bias" didn't belong in the SoC dtsi file. Later > we came to an agreement that it could be OK to put drive-strength in > the SoC dtsi file but that bias was still problematic because it meant > ugly "/delete-property/" stuff in the board dtsi files [1]. So let's move it from DTSI to all boards? Although what if the board does not use SPI0? Best regards, Krzysztof
Hi, On Fri, Dec 2, 2022 at 12:17 AM Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > On 02/12/2022 01:49, Doug Anderson wrote: > > Hi, > > > > On Fri, Nov 18, 2022 at 8:42 AM Krzysztof Kozlowski > > <krzysztof.kozlowski@linaro.org> wrote: > >> > >> The qup_spi0_default pin override is exactly the same as one already in > >> sdm845.dtsi. > >> > >> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > >> > >> --- > >> > >> Cc: Doug Anderson <dianders@chromium.org> > >> > >> Changes since v1: > >> 1. New patch. > >> --- > >> arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 8 -------- > >> 1 file changed, 8 deletions(-) > >> > >> diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > >> index 02dcf75c0745..56a7afb697ed 100644 > >> --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > >> +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts > >> @@ -1274,11 +1274,3 @@ ov7251_ep: endpoint { > >> }; > >> }; > >> }; > >> - > >> -/* PINCTRL - additions to nodes defined in sdm845.dtsi */ > >> -&qup_spi0_default { > >> - config { > >> - drive-strength = <6>; > >> - bias-disable; > >> - }; > >> -}; > > > > I guess it's more of a question for what Bjorn thinks, but I view the > > fact that the drive-strength / bias are in the dtsi file to begin with > > as more as a bug in commit 8f6e20adaaf3 ("arm64: dts: qcom: sdm845: > > enable dma for spi"), which is where these properties were introduced > > to sdm845.dtsi. > > > > The historical guidance from Bjorn was that things like > > "drive-strength" and "bias" didn't belong in the SoC dtsi file. Later > > we came to an agreement that it could be OK to put drive-strength in > > the SoC dtsi file but that bias was still problematic because it meant > > ugly "/delete-property/" stuff in the board dtsi files [1]. > > So let's move it from DTSI to all boards? Although what if the board > does not use SPI0? You'd look for boards that set spi0's status to "okay" and those boards would be the ones to have it in their dtsi. -Doug
diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts index 02dcf75c0745..56a7afb697ed 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts @@ -1274,11 +1274,3 @@ ov7251_ep: endpoint { }; }; }; - -/* PINCTRL - additions to nodes defined in sdm845.dtsi */ -&qup_spi0_default { - config { - drive-strength = <6>; - bias-disable; - }; -};