Message ID | 1701246516-11626-11-git-send-email-quic_cang@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a5a7:0:b0:403:3b70:6f57 with SMTP id d7csp196209vqn; Wed, 29 Nov 2023 00:29:53 -0800 (PST) X-Google-Smtp-Source: AGHT+IG3Sml6/Y00qhxiL/c3ZKl2+2dnxj7s+PNYTvSCJ3Dhe8dQHd3rGza93+ZCGpKMt8hs6jhV X-Received: by 2002:a05:6871:528c:b0:1fa:2620:6c4e with SMTP id hu12-20020a056871528c00b001fa26206c4emr16422061oac.4.1701246593428; Wed, 29 Nov 2023 00:29:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701246593; cv=none; d=google.com; s=arc-20160816; b=W7+dRMiaEVmJU/RGc3ZBz8P/dwHqvl5EXWduW2xQz5Yz1Ed9xxjuKBMCHp6Vhwc7AO GDFEEAETFtjwPS0pgckXbdY+siRmyODYH1DMrJt4RXuQ6Z8W1l7QAwYYalhapLfUhGRf 7leq0c4NH8ip+FA4A/O0KCYELVpGGZx1Lg0wtck9SkL96vmkIcfClmO3qu7A1TminbKs C2cL5uYPpaooMGM4rFIQKZCVHxuj632tayZkQMMMNeGbZM0FxNEJewS01hPgHO8y9rkc 7BO2mzWA4pER1IUSRHk9cG358G61cK2CZ/vsD46F59AauyiBSp+tRo01JLU32Xagqj4I mvKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=n3EXxuuZpecr97yadUS8Jc3s3y2WaE0HXsYi/kt7/X8=; fh=JBfp6Spoyz9p95rFxBa9ve/dHEyTe+MmkbI8MpgXpP4=; b=gD7KGsFxHGC9m7NEga0O9sWxDQ03w+/hjOszRIRPB77EZQuPrtqjp1LfdATnr+Q+/I StpV/BUPk3DVBeY0cc8KZOtbK83sbtNMNOWmhdHiEOLp59MUTOYcz5OsSStszVetlkQR DTmiLtcRdHdz0Lr6OZ087QOT2gtAsj/9SfNIVRTNQWGP75gA3VRRdCONnk2lEeTJtb70 GdJwxSgL7bcykupN8qmxDwmL0iBvKZaeyizmsn2H6z4kJEuAbjr7/1EOHIupWLOsJ5UG igkwxEQmV2y9dH9ho1hviFO8u7GcFACULB7St4gtFg5O1xPgJ+ERCumUslRLZohbZigt 1+TA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=otA4sfo7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from agentk.vger.email (agentk.vger.email. [23.128.96.32]) by mx.google.com with ESMTPS id 33-20020a631961000000b005be06ca55a5si13489072pgz.320.2023.11.29.00.29.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Nov 2023 00:29:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) client-ip=23.128.96.32; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=otA4sfo7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id 99411804645F; Wed, 29 Nov 2023 00:29:49 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232711AbjK2I3e (ORCPT <rfc822;toshivichauhan@gmail.com> + 99 others); Wed, 29 Nov 2023 03:29:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57742 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232386AbjK2I3Q (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 29 Nov 2023 03:29:16 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 669851BC8; Wed, 29 Nov 2023 00:29:22 -0800 (PST) Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3AT4M26b026089; Wed, 29 Nov 2023 08:29:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=n3EXxuuZpecr97yadUS8Jc3s3y2WaE0HXsYi/kt7/X8=; b=otA4sfo77RHVplw+uyiP3Rdz+FekR5aNqLGs6u4NKhfDG6t9BoVWU6sYYyUb1oaViydZ xHSDFqA7rk5byAFRvEoWcACPHraAuBdCKceSisIZVR+seQUI+S4os4OnWK2S4ONjsOhX +qFAt8nV/oc4ncHjvRLv4qgJnsFA1K8unHLThA3gV8sWGMEQ7lAZ8nN9uHmhrI1PZkou FdYWFhrMWg4b3HLq8o/U8FWM7AhoVxWyS3B6cwRhEm6sR1/eyxBWPl8aFFzBmd0lqTmi GbfJK7tL4okUd2kWctU0CFUFDzTWoeslD5Y3nkJV8nJwMxhaRZY3d5CfYqtpbi+TqHjl vQ== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3unkent3e7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 29 Nov 2023 08:29:09 +0000 Received: from pps.filterd (NASANPPMTA04.qualcomm.com [127.0.0.1]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 3AT8D5bG030537; Wed, 29 Nov 2023 08:29:08 GMT Received: from pps.reinject (localhost [127.0.0.1]) by NASANPPMTA04.qualcomm.com (PPS) with ESMTP id 3unmew6x9s-1; Wed, 29 Nov 2023 08:29:08 +0000 Received: from NASANPPMTA04.qualcomm.com (NASANPPMTA04.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 3AT8T83w021502; Wed, 29 Nov 2023 08:29:08 GMT Received: from stor-dylan.qualcomm.com (stor-dylan.qualcomm.com [192.168.140.207]) by NASANPPMTA04.qualcomm.com (PPS) with ESMTP id 3AT8T8jC021500; Wed, 29 Nov 2023 08:29:08 +0000 Received: by stor-dylan.qualcomm.com (Postfix, from userid 359480) id 45CAA20A5D; Wed, 29 Nov 2023 00:29:08 -0800 (PST) From: Can Guo <quic_cang@quicinc.com> To: quic_cang@quicinc.com, bvanassche@acm.org, mani@kernel.org, adrian.hunter@intel.com, cmd4@qualcomm.com, beanhuo@micron.com, avri.altman@wdc.com, junwoo80.lee@samsung.com, martin.petersen@oracle.com Cc: linux-scsi@vger.kernel.org, linux-arm-msm@vger.kernel.org, "Bao D. Nguyen" <quic_nguyenb@quicinc.com>, Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, "James E.J. Bottomley" <jejb@linux.ibm.com>, linux-kernel@vger.kernel.org (open list) Subject: [PATCH v6 10/10] scsi: ufs: ufs-qcom: Add support for UFS device version detection Date: Wed, 29 Nov 2023 00:28:35 -0800 Message-Id: <1701246516-11626-11-git-send-email-quic_cang@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1701246516-11626-1-git-send-email-quic_cang@quicinc.com> References: <1701246516-11626-1-git-send-email-quic_cang@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: SVGJBxBXVFheDgP5w9446gI_atSnZt-x X-Proofpoint-ORIG-GUID: SVGJBxBXVFheDgP5w9446gI_atSnZt-x X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-29_06,2023-11-27_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 impostorscore=0 mlxscore=0 phishscore=0 spamscore=0 priorityscore=1501 bulkscore=0 mlxlogscore=999 lowpriorityscore=0 adultscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2311290062 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Wed, 29 Nov 2023 00:29:49 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1783886347614676769 X-GMAIL-MSGID: 1783886347614676769 |
Series |
Enable HS-G5 support on SM8550
|
|
Commit Message
Can Guo
Nov. 29, 2023, 8:28 a.m. UTC
From: "Bao D. Nguyen" <quic_nguyenb@quicinc.com> A spare register in UFS host controller is used to indicate the UFS device version. The spare register is populated by bootloader for now, but in future it will be populated by HW automatically during link startup with its best efforts in any boot stages prior to Linux. During host driver init, read the spare register, if it is not populated with a UFS device version, go ahead with the dual init mechanism. If a UFS device version is in there, use the UFS device version together with host controller's HW version to decide the proper PHY gear which should be used to configure the UFS PHY without going through the second init. Signed-off-by: Bao D. Nguyen <quic_nguyenb@quicinc.com> Signed-off-by: Can Guo <quic_cang@quicinc.com> --- drivers/ufs/host/ufs-qcom.c | 23 ++++++++++++++++++----- drivers/ufs/host/ufs-qcom.h | 2 ++ 2 files changed, 20 insertions(+), 5 deletions(-)
Comments
On Wed, Nov 29, 2023 at 12:28:35AM -0800, Can Guo wrote: > From: "Bao D. Nguyen" <quic_nguyenb@quicinc.com> > > A spare register in UFS host controller is used to indicate the UFS device > version. The spare register is populated by bootloader for now, but in > future it will be populated by HW automatically during link startup with > its best efforts in any boot stages prior to Linux. > > During host driver init, read the spare register, if it is not populated > with a UFS device version, go ahead with the dual init mechanism. If a UFS > device version is in there, use the UFS device version together with host > controller's HW version to decide the proper PHY gear which should be used > to configure the UFS PHY without going through the second init. > > Signed-off-by: Bao D. Nguyen <quic_nguyenb@quicinc.com> > Signed-off-by: Can Guo <quic_cang@quicinc.com> > --- > drivers/ufs/host/ufs-qcom.c | 23 ++++++++++++++++++----- > drivers/ufs/host/ufs-qcom.h | 2 ++ > 2 files changed, 20 insertions(+), 5 deletions(-) > > diff --git a/drivers/ufs/host/ufs-qcom.c b/drivers/ufs/host/ufs-qcom.c > index 9c0ebbc..e94dea2 100644 > --- a/drivers/ufs/host/ufs-qcom.c > +++ b/drivers/ufs/host/ufs-qcom.c > @@ -1068,15 +1068,28 @@ static void ufs_qcom_advertise_quirks(struct ufs_hba *hba) > static void ufs_qcom_set_phy_gear(struct ufs_qcom_host *host) > { > struct ufs_host_params *host_params = &host->host_params; > + u32 val, dev_major = 0; > > host->phy_gear = host_params->hs_tx_gear; > > - /* > - * Power up the PHY using the minimum supported gear (UFS_HS_G2). > - * Switching to max gear will be performed during reinit if supported. > - */ > - if (host->hw_ver.major < 0x4) > + if (host->hw_ver.major < 0x4) { > + /* > + * Power up the PHY using the minimum supported gear (UFS_HS_G2). > + * Switching to max gear will be performed during reinit if supported. > + */ > host->phy_gear = UFS_HS_G2; > + } else { > + val = ufshcd_readl(host->hba, REG_UFS_DEBUG_SPARE_CFG); > + dev_major = FIELD_GET(GENMASK(7, 4), val); > + > + /* UFS device version populated, no need to do init twice */ This change documents the content of the register as "UFS device version", both inline in the code and in the commit description. Earlier in this series[1], Mani mentioned it was the gear info: > > [...]populating a spare register in the bootloader with the max gear > > info that the bootloader has already found[...] Is it the gear number as in HS-G4? Or the version as in UFS controller revision 3.1? [1] https://lore.kernel.org/all/20231018124741.GA47321@thinkpad/ > + if (dev_major != 0) > + host->hba->quirks &= ~UFSHCD_QUIRK_REINIT_AFTER_MAX_GEAR_SWITCH; > + > + /* For UFS 3.1 and older, apply HS-G4 PHY gear to save power */ > + if (dev_major < 0x4 && dev_major > 0) > + host->phy_gear = UFS_HS_G4; > + } > } > > static void ufs_qcom_set_host_params(struct ufs_hba *hba) > diff --git a/drivers/ufs/host/ufs-qcom.h b/drivers/ufs/host/ufs-qcom.h > index 11419eb..d12fc5a 100644 > --- a/drivers/ufs/host/ufs-qcom.h > +++ b/drivers/ufs/host/ufs-qcom.h > @@ -54,6 +54,8 @@ enum { > UFS_AH8_CFG = 0xFC, > > REG_UFS_CFG3 = 0x271C, > + > + REG_UFS_DEBUG_SPARE_CFG = 0x284C, > }; > > /* QCOM UFS host controller vendor specific debug registers */ > -- > 2.7.4 > >
On Wed, Nov 29, 2023 at 12:28:35AM -0800, Can Guo wrote: > From: "Bao D. Nguyen" <quic_nguyenb@quicinc.com> > > A spare register in UFS host controller is used to indicate the UFS device > version. The spare register is populated by bootloader for now, but in > future it will be populated by HW automatically during link startup with > its best efforts in any boot stages prior to Linux. > > During host driver init, read the spare register, if it is not populated > with a UFS device version, go ahead with the dual init mechanism. If a UFS > device version is in there, use the UFS device version together with host > controller's HW version to decide the proper PHY gear which should be used > to configure the UFS PHY without going through the second init. > > Signed-off-by: Bao D. Nguyen <quic_nguyenb@quicinc.com> > Signed-off-by: Can Guo <quic_cang@quicinc.com> > --- > drivers/ufs/host/ufs-qcom.c | 23 ++++++++++++++++++----- > drivers/ufs/host/ufs-qcom.h | 2 ++ > 2 files changed, 20 insertions(+), 5 deletions(-) > > diff --git a/drivers/ufs/host/ufs-qcom.c b/drivers/ufs/host/ufs-qcom.c > index 9c0ebbc..e94dea2 100644 > --- a/drivers/ufs/host/ufs-qcom.c > +++ b/drivers/ufs/host/ufs-qcom.c > @@ -1068,15 +1068,28 @@ static void ufs_qcom_advertise_quirks(struct ufs_hba *hba) > static void ufs_qcom_set_phy_gear(struct ufs_qcom_host *host) > { > struct ufs_host_params *host_params = &host->host_params; > + u32 val, dev_major = 0; No need to initialize dev_major. > > host->phy_gear = host_params->hs_tx_gear; > > - /* > - * Power up the PHY using the minimum supported gear (UFS_HS_G2). > - * Switching to max gear will be performed during reinit if supported. > - */ > - if (host->hw_ver.major < 0x4) > + if (host->hw_ver.major < 0x4) { > + /* > + * Power up the PHY using the minimum supported gear (UFS_HS_G2). > + * Switching to max gear will be performed during reinit if supported. > + */ > host->phy_gear = UFS_HS_G2; > + } else { Can you please add a comment here to describe what is happening? > + val = ufshcd_readl(host->hba, REG_UFS_DEBUG_SPARE_CFG); > + dev_major = FIELD_GET(GENMASK(7, 4), val); It'd be good to add a macro for GENMASK(). > + > + /* UFS device version populated, no need to do init twice */ "Since the UFS device version is populated, let's remove the REINIT quirk as the negotiated gear won't change during boot. So there is no need to do reinit." > + if (dev_major != 0) 0x0 > + host->hba->quirks &= ~UFSHCD_QUIRK_REINIT_AFTER_MAX_GEAR_SWITCH; > + > + /* For UFS 3.1 and older, apply HS-G4 PHY gear to save power */ > + if (dev_major < 0x4 && dev_major > 0) if (dev_major > 0x0 && dev_major < 0x4) - Mani > + host->phy_gear = UFS_HS_G4; > + } > } > > static void ufs_qcom_set_host_params(struct ufs_hba *hba) > diff --git a/drivers/ufs/host/ufs-qcom.h b/drivers/ufs/host/ufs-qcom.h > index 11419eb..d12fc5a 100644 > --- a/drivers/ufs/host/ufs-qcom.h > +++ b/drivers/ufs/host/ufs-qcom.h > @@ -54,6 +54,8 @@ enum { > UFS_AH8_CFG = 0xFC, > > REG_UFS_CFG3 = 0x271C, > + > + REG_UFS_DEBUG_SPARE_CFG = 0x284C, > }; > > /* QCOM UFS host controller vendor specific debug registers */ > -- > 2.7.4 > >
On Wed, Nov 29, 2023 at 02:04:35PM -0500, Eric Chanudet wrote: > On Wed, Nov 29, 2023 at 12:28:35AM -0800, Can Guo wrote: > > From: "Bao D. Nguyen" <quic_nguyenb@quicinc.com> > > > > A spare register in UFS host controller is used to indicate the UFS device > > version. The spare register is populated by bootloader for now, but in > > future it will be populated by HW automatically during link startup with > > its best efforts in any boot stages prior to Linux. > > > > During host driver init, read the spare register, if it is not populated > > with a UFS device version, go ahead with the dual init mechanism. If a UFS > > device version is in there, use the UFS device version together with host > > controller's HW version to decide the proper PHY gear which should be used > > to configure the UFS PHY without going through the second init. > > > > Signed-off-by: Bao D. Nguyen <quic_nguyenb@quicinc.com> > > Signed-off-by: Can Guo <quic_cang@quicinc.com> > > --- > > drivers/ufs/host/ufs-qcom.c | 23 ++++++++++++++++++----- > > drivers/ufs/host/ufs-qcom.h | 2 ++ > > 2 files changed, 20 insertions(+), 5 deletions(-) > > > > diff --git a/drivers/ufs/host/ufs-qcom.c b/drivers/ufs/host/ufs-qcom.c > > index 9c0ebbc..e94dea2 100644 > > --- a/drivers/ufs/host/ufs-qcom.c > > +++ b/drivers/ufs/host/ufs-qcom.c > > @@ -1068,15 +1068,28 @@ static void ufs_qcom_advertise_quirks(struct ufs_hba *hba) > > static void ufs_qcom_set_phy_gear(struct ufs_qcom_host *host) > > { > > struct ufs_host_params *host_params = &host->host_params; > > + u32 val, dev_major = 0; > > > > host->phy_gear = host_params->hs_tx_gear; > > > > - /* > > - * Power up the PHY using the minimum supported gear (UFS_HS_G2). > > - * Switching to max gear will be performed during reinit if supported. > > - */ > > - if (host->hw_ver.major < 0x4) > > + if (host->hw_ver.major < 0x4) { > > + /* > > + * Power up the PHY using the minimum supported gear (UFS_HS_G2). > > + * Switching to max gear will be performed during reinit if supported. > > + */ > > host->phy_gear = UFS_HS_G2; > > + } else { > > + val = ufshcd_readl(host->hba, REG_UFS_DEBUG_SPARE_CFG); > > + dev_major = FIELD_GET(GENMASK(7, 4), val); > > + > > + /* UFS device version populated, no need to do init twice */ > > This change documents the content of the register as "UFS device > version", both inline in the code and in the commit description. Earlier > in this series[1], Mani mentioned it was the gear info: > > > [...]populating a spare register in the bootloader with the max gear > > > info that the bootloader has already found[...] > > Is it the gear number as in HS-G4? Or the version as in UFS controller > revision 3.1? > That was a mistake from my end, apologies. The register has the device version only and the driver uses both device and host controller's version info to decide the initial gear. - Mani > [1] https://lore.kernel.org/all/20231018124741.GA47321@thinkpad/ > > > + if (dev_major != 0) > > + host->hba->quirks &= ~UFSHCD_QUIRK_REINIT_AFTER_MAX_GEAR_SWITCH; > > + > > + /* For UFS 3.1 and older, apply HS-G4 PHY gear to save power */ > > + if (dev_major < 0x4 && dev_major > 0) > > + host->phy_gear = UFS_HS_G4; > > + } > > } > > > > static void ufs_qcom_set_host_params(struct ufs_hba *hba) > > diff --git a/drivers/ufs/host/ufs-qcom.h b/drivers/ufs/host/ufs-qcom.h > > index 11419eb..d12fc5a 100644 > > --- a/drivers/ufs/host/ufs-qcom.h > > +++ b/drivers/ufs/host/ufs-qcom.h > > @@ -54,6 +54,8 @@ enum { > > UFS_AH8_CFG = 0xFC, > > > > REG_UFS_CFG3 = 0x271C, > > + > > + REG_UFS_DEBUG_SPARE_CFG = 0x284C, > > }; > > > > /* QCOM UFS host controller vendor specific debug registers */ > > -- > > 2.7.4 > > > > > > -- > Eric Chanudet > >
On 11/30/2023 3:25 PM, Manivannan Sadhasivam wrote: > On Wed, Nov 29, 2023 at 12:28:35AM -0800, Can Guo wrote: >> From: "Bao D. Nguyen" <quic_nguyenb@quicinc.com> >> >> A spare register in UFS host controller is used to indicate the UFS device >> version. The spare register is populated by bootloader for now, but in >> future it will be populated by HW automatically during link startup with >> its best efforts in any boot stages prior to Linux. >> >> During host driver init, read the spare register, if it is not populated >> with a UFS device version, go ahead with the dual init mechanism. If a UFS >> device version is in there, use the UFS device version together with host >> controller's HW version to decide the proper PHY gear which should be used >> to configure the UFS PHY without going through the second init. >> >> Signed-off-by: Bao D. Nguyen <quic_nguyenb@quicinc.com> >> Signed-off-by: Can Guo <quic_cang@quicinc.com> >> --- >> drivers/ufs/host/ufs-qcom.c | 23 ++++++++++++++++++----- >> drivers/ufs/host/ufs-qcom.h | 2 ++ >> 2 files changed, 20 insertions(+), 5 deletions(-) >> >> diff --git a/drivers/ufs/host/ufs-qcom.c b/drivers/ufs/host/ufs-qcom.c >> index 9c0ebbc..e94dea2 100644 >> --- a/drivers/ufs/host/ufs-qcom.c >> +++ b/drivers/ufs/host/ufs-qcom.c >> @@ -1068,15 +1068,28 @@ static void ufs_qcom_advertise_quirks(struct ufs_hba *hba) >> static void ufs_qcom_set_phy_gear(struct ufs_qcom_host *host) >> { >> struct ufs_host_params *host_params = &host->host_params; >> + u32 val, dev_major = 0; > > No need to initialize dev_major. True. > >> >> host->phy_gear = host_params->hs_tx_gear; >> >> - /* >> - * Power up the PHY using the minimum supported gear (UFS_HS_G2). >> - * Switching to max gear will be performed during reinit if supported. >> - */ >> - if (host->hw_ver.major < 0x4) >> + if (host->hw_ver.major < 0x4) { >> + /* >> + * Power up the PHY using the minimum supported gear (UFS_HS_G2). >> + * Switching to max gear will be performed during reinit if supported. >> + */ >> host->phy_gear = UFS_HS_G2; >> + } else { > > Can you please add a comment here to describe what is happening? Will do. > >> + val = ufshcd_readl(host->hba, REG_UFS_DEBUG_SPARE_CFG); >> + dev_major = FIELD_GET(GENMASK(7, 4), val); > > It'd be good to add a macro for GENMASK(). OK > >> + >> + /* UFS device version populated, no need to do init twice */ > > "Since the UFS device version is populated, let's remove the REINIT quirk as the > negotiated gear won't change during boot. So there is no need to do reinit." > Nice comment. >> + if (dev_major != 0) > > 0x0 Done > >> + host->hba->quirks &= ~UFSHCD_QUIRK_REINIT_AFTER_MAX_GEAR_SWITCH; >> + >> + /* For UFS 3.1 and older, apply HS-G4 PHY gear to save power */ >> + if (dev_major < 0x4 && dev_major > 0) > > if (dev_major > 0x0 && dev_major < 0x4) > Sure. Thanks, Can Guo. > - Mani > >> + host->phy_gear = UFS_HS_G4; >> + } >> } >> >> static void ufs_qcom_set_host_params(struct ufs_hba *hba) >> diff --git a/drivers/ufs/host/ufs-qcom.h b/drivers/ufs/host/ufs-qcom.h >> index 11419eb..d12fc5a 100644 >> --- a/drivers/ufs/host/ufs-qcom.h >> +++ b/drivers/ufs/host/ufs-qcom.h >> @@ -54,6 +54,8 @@ enum { >> UFS_AH8_CFG = 0xFC, >> >> REG_UFS_CFG3 = 0x271C, >> + >> + REG_UFS_DEBUG_SPARE_CFG = 0x284C, >> }; >> >> /* QCOM UFS host controller vendor specific debug registers */ >> -- >> 2.7.4 >> >> >
diff --git a/drivers/ufs/host/ufs-qcom.c b/drivers/ufs/host/ufs-qcom.c index 9c0ebbc..e94dea2 100644 --- a/drivers/ufs/host/ufs-qcom.c +++ b/drivers/ufs/host/ufs-qcom.c @@ -1068,15 +1068,28 @@ static void ufs_qcom_advertise_quirks(struct ufs_hba *hba) static void ufs_qcom_set_phy_gear(struct ufs_qcom_host *host) { struct ufs_host_params *host_params = &host->host_params; + u32 val, dev_major = 0; host->phy_gear = host_params->hs_tx_gear; - /* - * Power up the PHY using the minimum supported gear (UFS_HS_G2). - * Switching to max gear will be performed during reinit if supported. - */ - if (host->hw_ver.major < 0x4) + if (host->hw_ver.major < 0x4) { + /* + * Power up the PHY using the minimum supported gear (UFS_HS_G2). + * Switching to max gear will be performed during reinit if supported. + */ host->phy_gear = UFS_HS_G2; + } else { + val = ufshcd_readl(host->hba, REG_UFS_DEBUG_SPARE_CFG); + dev_major = FIELD_GET(GENMASK(7, 4), val); + + /* UFS device version populated, no need to do init twice */ + if (dev_major != 0) + host->hba->quirks &= ~UFSHCD_QUIRK_REINIT_AFTER_MAX_GEAR_SWITCH; + + /* For UFS 3.1 and older, apply HS-G4 PHY gear to save power */ + if (dev_major < 0x4 && dev_major > 0) + host->phy_gear = UFS_HS_G4; + } } static void ufs_qcom_set_host_params(struct ufs_hba *hba) diff --git a/drivers/ufs/host/ufs-qcom.h b/drivers/ufs/host/ufs-qcom.h index 11419eb..d12fc5a 100644 --- a/drivers/ufs/host/ufs-qcom.h +++ b/drivers/ufs/host/ufs-qcom.h @@ -54,6 +54,8 @@ enum { UFS_AH8_CFG = 0xFC, REG_UFS_CFG3 = 0x271C, + + REG_UFS_DEBUG_SPARE_CFG = 0x284C, }; /* QCOM UFS host controller vendor specific debug registers */