Message ID | 20231118033859.726692-6-apatel@ventanamicro.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9910:0:b0:403:3b70:6f57 with SMTP id i16csp970367vqn; Fri, 17 Nov 2023 19:40:24 -0800 (PST) X-Google-Smtp-Source: AGHT+IFEk1ARx9t2Uzphld0+es+iqf8CtScui+v34TVmSqiJInOWyjLibzyaMXzasg+LFzcLXSTS X-Received: by 2002:a0d:eb83:0:b0:5a7:c8a9:79e8 with SMTP id u125-20020a0deb83000000b005a7c8a979e8mr1671844ywe.4.1700278823834; Fri, 17 Nov 2023 19:40:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1700278823; cv=none; d=google.com; s=arc-20160816; b=xpsMYQMFQ57IVX2f+2FzYaFWWwvjERwLixL3nhTuOMbmu/JsGkdIFHUOBO/8W5rUO0 qAtQMogig22W9T3GelPNMNQSRmdsnT1oi5q0YAcJkJbBTFStgrbushZBpk2+uLHVno1o BJuj5ll4iehN7z6vGUOKUV59INjFTx9Lbhvhg+0EeAE7hOGz7MlcErApOr7JaMQJoiyJ FJy7mfCf04htc+ox3t3vs/O26s52vnL25HNmovdqI7J7h95cuiYTrrRjqVcztrpHT632 w5bKaP6Z3LiBtWwsR4EbzX/4ZuwvtL8Inc+5e0QqOyE4TGAncp5DoUP1v1XbgEQS0u/+ ekxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=UwuJDohRQ3aqDyqXIkqqX8SciM39GRJg3jYARQ14u9s=; fh=sCaLDPmI3z3WfJgoG5Ri8nSrNxiyuF4F9Uj24RFqprM=; b=jzkRetaPfFeQeRmWfiDq9oxutWfMwzKsT8oozQxBDWj+8WNeTs39B/9OuiyRzXhFBQ ywlXgPfMBoLW/ApiQLg8RZUk/c9PrMQnMbhBIP3hEWgghpLEaYmQrDOFCbd/EQktgIXm JQk/Ve2Rt/UA9pGEAM3LsLXndV5MESysvUzMy+QlBAeSYlYPk1dWNRe7vu6eWa6Bu5tl tMAbR+JXSPzn4/kQR7GLMYFuBdiLxCO5R3tXFxaakZ/1lJZM+dsx27KzCkgTlLhKTyJR 8qIM5DkQ5x5wVBU/lW+KMqHog5fHA4w0mCBFLHr3Js9s0q/lpkU4eSJJzQcL8uHqk4Pb 2ieQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=aRonvU5o; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from agentk.vger.email (agentk.vger.email. [23.128.96.32]) by mx.google.com with ESMTPS id u14-20020a056a00098e00b006cb4b976a22si890252pfg.227.2023.11.17.19.40.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Nov 2023 19:40:23 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) client-ip=23.128.96.32; Authentication-Results: mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=aRonvU5o; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id 95F5A8059355; Fri, 17 Nov 2023 19:40:21 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346429AbjKRDkJ (ORCPT <rfc822;jaysivo@gmail.com> + 29 others); Fri, 17 Nov 2023 22:40:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37222 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346474AbjKRDj5 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 17 Nov 2023 22:39:57 -0500 Received: from mail-il1-x12c.google.com (mail-il1-x12c.google.com [IPv6:2607:f8b0:4864:20::12c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 48AC8172C for <linux-kernel@vger.kernel.org>; Fri, 17 Nov 2023 19:39:49 -0800 (PST) Received: by mail-il1-x12c.google.com with SMTP id e9e14a558f8ab-35742cbb670so9326785ab.2 for <linux-kernel@vger.kernel.org>; Fri, 17 Nov 2023 19:39:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1700278789; x=1700883589; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UwuJDohRQ3aqDyqXIkqqX8SciM39GRJg3jYARQ14u9s=; b=aRonvU5ownT5UnSsSA8+v5t8/CtqHPWQKm3q796XR4S5793C2R62EUvHSVvEJYBWzZ UHXUnoObMEmMbkeCTEurnSG3mgcaUHS95oOJTicP6z8hJIqXl/HdIAFGFjhlw1CVWgn7 5wxi0JZjD2sPQ0feNKIWt9laCyCWeq+7d2HIklu23vpSWZ7dUhDJSc1f/VF7jFqRaZnj jRt1iB4zDecwtkqk1PFoiz1Kp8LHNGqdfQo525vW62gvENA94YogwLgLZ54QrI+a3kgH /3etdgH5a1552oTQq2/SLkXXMsBrFglJVNAaf608u5LnB4JD/IFJZSmIdfdDLbQ3MyPp rFVQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1700278789; x=1700883589; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UwuJDohRQ3aqDyqXIkqqX8SciM39GRJg3jYARQ14u9s=; b=LWYIqiFKfKwKZyEVft60AzPzSAclt1VWB7Pe3Yxi7WOhhdBZrAZPvAyb6oJ1+26Q5j ZDjffrG1A56WasXHD9Nv8kJngs/tR7Bem3a+9xWOwXOhpHiI/McGxAu7y4TBEtoGBN1z O3Er1QaFMXcO2N/Jslnnpdt0gbQLDb06KgjjGITsekXP0/ijupyH/5//R2Sf3/veXW52 ZVqozy93+XefU18fqthuX9wqW746cOlmjmcHuTqUG6cxhkVxcN3XZQSIz5G/rry2Kzdb ZE2vc6O9xdJtXQR4QIWfb4JkyvZymdigJfaZ9xvvF9wiPSxw2fgraMzIl1Yz7xuEzl4k ONiw== X-Gm-Message-State: AOJu0YwGq2hXSjQq//VoPUxitzaykgJR5go4JFsM0y8OK0qGv9FPoBTl 19ks/Vr9nWeEe6DxXhFi8zaQRA== X-Received: by 2002:a05:6e02:58f:b0:357:4a63:2ad2 with SMTP id c15-20020a056e02058f00b003574a632ad2mr1554139ils.21.1700278788781; Fri, 17 Nov 2023 19:39:48 -0800 (PST) Received: from anup-ubuntu-vm.localdomain ([171.76.80.108]) by smtp.gmail.com with ESMTPSA id cz8-20020a17090ad44800b00280fcbbe774sm2053823pjb.10.2023.11.17.19.39.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Nov 2023 19:39:48 -0800 (PST) From: Anup Patel <apatel@ventanamicro.com> To: Palmer Dabbelt <palmer@dabbelt.com>, Paul Walmsley <paul.walmsley@sifive.com>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Jiri Slaby <jirislaby@kernel.org> Cc: Conor Dooley <conor@kernel.org>, Andrew Jones <ajones@ventanamicro.com>, linux-riscv@lists.infradead.org, linux-serial@vger.kernel.org, linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org, Anup Patel <apatel@ventanamicro.com> Subject: [PATCH v4 5/5] RISC-V: Enable SBI based earlycon support Date: Sat, 18 Nov 2023 09:08:59 +0530 Message-Id: <20231118033859.726692-6-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231118033859.726692-1-apatel@ventanamicro.com> References: <20231118033859.726692-1-apatel@ventanamicro.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Fri, 17 Nov 2023 19:40:21 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1782871567586935806 X-GMAIL-MSGID: 1782871567586935806 |
Series |
RISC-V SBI debug console extension support
|
|
Commit Message
Anup Patel
Nov. 18, 2023, 3:38 a.m. UTC
Let us enable SBI based earlycon support in defconfigs for both RV32 and RV64 so that "earlycon=sbi" can be used again. Signed-off-by: Anup Patel <apatel@ventanamicro.com> Reviewed-by: Andrew Jones <ajones@ventanamicro.com> --- arch/riscv/configs/defconfig | 1 + arch/riscv/configs/rv32_defconfig | 1 + 2 files changed, 2 insertions(+)
Comments
Hi Anup, On 2023-11-17 9:38 PM, Anup Patel wrote: > Let us enable SBI based earlycon support in defconfigs for both RV32 > and RV64 so that "earlycon=sbi" can be used again. > > Signed-off-by: Anup Patel <apatel@ventanamicro.com> > Reviewed-by: Andrew Jones <ajones@ventanamicro.com> > --- > arch/riscv/configs/defconfig | 1 + > arch/riscv/configs/rv32_defconfig | 1 + > 2 files changed, 2 insertions(+) > > diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig > index 905881282a7c..eaf34e871e30 100644 > --- a/arch/riscv/configs/defconfig > +++ b/arch/riscv/configs/defconfig > @@ -149,6 +149,7 @@ CONFIG_SERIAL_8250_CONSOLE=y > CONFIG_SERIAL_8250_DW=y > CONFIG_SERIAL_OF_PLATFORM=y > CONFIG_SERIAL_SH_SCI=y > +CONFIG_SERIAL_EARLYCON_RISCV_SBI=y > CONFIG_VIRTIO_CONSOLE=y > CONFIG_HW_RANDOM=y > CONFIG_HW_RANDOM_VIRTIO=y > diff --git a/arch/riscv/configs/rv32_defconfig b/arch/riscv/configs/rv32_defconfig > index 89b601e253a6..5721af39afd1 100644 > --- a/arch/riscv/configs/rv32_defconfig > +++ b/arch/riscv/configs/rv32_defconfig This file isn't used anymore since 72f045d19f25 ("riscv: Fixup difference with defconfig"), so there's no need to update it. I'll send a patch deleting it. Regards, Samuel > @@ -66,6 +66,7 @@ CONFIG_INPUT_MOUSEDEV=y > CONFIG_SERIAL_8250=y > CONFIG_SERIAL_8250_CONSOLE=y > CONFIG_SERIAL_OF_PLATFORM=y > +CONFIG_SERIAL_EARLYCON_RISCV_SBI=y > CONFIG_VIRTIO_CONSOLE=y > CONFIG_HW_RANDOM=y > CONFIG_HW_RANDOM_VIRTIO=y
On Wed, Nov 22, 2023 at 4:18 AM Samuel Holland <samuel.holland@sifive.com> wrote: > > Hi Anup, > > On 2023-11-17 9:38 PM, Anup Patel wrote: > > Let us enable SBI based earlycon support in defconfigs for both RV32 > > and RV64 so that "earlycon=sbi" can be used again. > > > > Signed-off-by: Anup Patel <apatel@ventanamicro.com> > > Reviewed-by: Andrew Jones <ajones@ventanamicro.com> > > --- > > arch/riscv/configs/defconfig | 1 + > > arch/riscv/configs/rv32_defconfig | 1 + > > 2 files changed, 2 insertions(+) > > > > diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig > > index 905881282a7c..eaf34e871e30 100644 > > --- a/arch/riscv/configs/defconfig > > +++ b/arch/riscv/configs/defconfig > > @@ -149,6 +149,7 @@ CONFIG_SERIAL_8250_CONSOLE=y > > CONFIG_SERIAL_8250_DW=y > > CONFIG_SERIAL_OF_PLATFORM=y > > CONFIG_SERIAL_SH_SCI=y > > +CONFIG_SERIAL_EARLYCON_RISCV_SBI=y > > CONFIG_VIRTIO_CONSOLE=y > > CONFIG_HW_RANDOM=y > > CONFIG_HW_RANDOM_VIRTIO=y > > diff --git a/arch/riscv/configs/rv32_defconfig b/arch/riscv/configs/rv32_defconfig > > index 89b601e253a6..5721af39afd1 100644 > > --- a/arch/riscv/configs/rv32_defconfig > > +++ b/arch/riscv/configs/rv32_defconfig > > This file isn't used anymore since 72f045d19f25 ("riscv: Fixup difference with > defconfig"), so there's no need to update it. I'll send a patch deleting it. Okay, I will drop the changes in rv32_defconfig. > > Regards, > Samuel > > > @@ -66,6 +66,7 @@ CONFIG_INPUT_MOUSEDEV=y > > CONFIG_SERIAL_8250=y > > CONFIG_SERIAL_8250_CONSOLE=y > > CONFIG_SERIAL_OF_PLATFORM=y > > +CONFIG_SERIAL_EARLYCON_RISCV_SBI=y > > CONFIG_VIRTIO_CONSOLE=y > > CONFIG_HW_RANDOM=y > > CONFIG_HW_RANDOM_VIRTIO=y > Regards, Anup
diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig index 905881282a7c..eaf34e871e30 100644 --- a/arch/riscv/configs/defconfig +++ b/arch/riscv/configs/defconfig @@ -149,6 +149,7 @@ CONFIG_SERIAL_8250_CONSOLE=y CONFIG_SERIAL_8250_DW=y CONFIG_SERIAL_OF_PLATFORM=y CONFIG_SERIAL_SH_SCI=y +CONFIG_SERIAL_EARLYCON_RISCV_SBI=y CONFIG_VIRTIO_CONSOLE=y CONFIG_HW_RANDOM=y CONFIG_HW_RANDOM_VIRTIO=y diff --git a/arch/riscv/configs/rv32_defconfig b/arch/riscv/configs/rv32_defconfig index 89b601e253a6..5721af39afd1 100644 --- a/arch/riscv/configs/rv32_defconfig +++ b/arch/riscv/configs/rv32_defconfig @@ -66,6 +66,7 @@ CONFIG_INPUT_MOUSEDEV=y CONFIG_SERIAL_8250=y CONFIG_SERIAL_8250_CONSOLE=y CONFIG_SERIAL_OF_PLATFORM=y +CONFIG_SERIAL_EARLYCON_RISCV_SBI=y CONFIG_VIRTIO_CONSOLE=y CONFIG_HW_RANDOM=y CONFIG_HW_RANDOM_VIRTIO=y