Message ID | 20231117125919.1696980-3-jbrunet@baylibre.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9910:0:b0:403:3b70:6f57 with SMTP id i16csp505910vqn; Fri, 17 Nov 2023 04:59:52 -0800 (PST) X-Google-Smtp-Source: AGHT+IGbyrpg2kF+yD/MgJahtexj8HfkmAWNvgnRsbKq9OEYP1EhDVgIxde1z5TS54yfaG4GuZ8I X-Received: by 2002:a17:903:244d:b0:1cc:2ef7:2abe with SMTP id l13-20020a170903244d00b001cc2ef72abemr14528200pls.48.1700225992601; Fri, 17 Nov 2023 04:59:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1700225992; cv=none; d=google.com; s=arc-20160816; b=jgslaZlQqdxoRLSxMfBoJ5IKHfQTDcJcZeBbwS8gpuiNj091Y/voGCTvQBZlC/Jkp8 3f/33pxdj8HKWJVkgkudMLaZTJus/zU4gwhsEmF/pOpNpF2AXJsp++JfbMVVeLKqLohS c6GEqmcTCEYRJGPnlju9Pig0jWdw7URbmQ0e9HILccQqtj9rxnBduQg5I6allwyFaOxC ZaQSiMKCFF6dV1MfeA90g2DbGgOoiCJZBkSitimHX04ZWFXdZle48rc+naf7YJinT5nC 6+y3c9/yye7Q/bBgKaB5By4w9YaIpWyfhIyN007fN7uScnyEnBobImLNWqVJ5RaI+28o cecg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=EpQ8hiJaDwq9w2ctJl9hSiwcGPI9BQbencVo58l6Ffo=; fh=njdjvPz/8fUgTR5XHfg4rgXpBE+Eb+Wz3ojami6fduM=; b=u98YO/ELA1s11xaVx2g9Y+KwiiRhKhAwOpP2A8OnRMmt9zcX/w0Wtuocu5p2qqL97w 4QLX2WBiAzPkJ6q0fmHEjhMWbOiMp/QQMSqnBHVQ9eYiLhzmTs6BhweYOy78eJZQhwxs daCMumbAcAa+ERtBFcbrAeD1FdhQ6k8viVquEVfUW0bY7Hy2N9iH7UIew75T+n5msSJb t2j1swaxKvX/Y1Uho0fyS6+S4w6J+7gEhZ36uuB55P2Nf6SVfgN+61efGeW+mvC14h+c LQtze4araFNnMSHrOU5+zJZa7eFsAEVfYR8rIyLszJR2yzx25sY4jIXa8A8/85diawHY vxEQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=hkZSVSLk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id q20-20020a170902789400b001bb792749a2si1672810pll.146.2023.11.17.04.59.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Nov 2023 04:59:52 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=hkZSVSLk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 84549829BC60; Fri, 17 Nov 2023 04:59:51 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346035AbjKQM7p (ORCPT <rfc822;jaysivo@gmail.com> + 30 others); Fri, 17 Nov 2023 07:59:45 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37382 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231360AbjKQM7j (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 17 Nov 2023 07:59:39 -0500 Received: from mail-wm1-x335.google.com (mail-wm1-x335.google.com [IPv6:2a00:1450:4864:20::335]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3ED7AD5D for <linux-kernel@vger.kernel.org>; Fri, 17 Nov 2023 04:59:35 -0800 (PST) Received: by mail-wm1-x335.google.com with SMTP id 5b1f17b1804b1-4083f61322fso15249085e9.1 for <linux-kernel@vger.kernel.org>; Fri, 17 Nov 2023 04:59:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1700225973; x=1700830773; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=EpQ8hiJaDwq9w2ctJl9hSiwcGPI9BQbencVo58l6Ffo=; b=hkZSVSLk9vm/BJg1ZK/nOc3elcDwaEJodkH1j0R5cbc1vajcWQSM+/ZsT9twraX5+f h6AcYzGNN6aoWMgmPin5ji0UIMbq2VUV8SiKiVdNN+qQTR6i6KfmTzUHxEGyqqSrPv4V IZ1m2zYc4aoegIFxtEvv/RyxE7n0++f4Ub51WlfYPgJ/rztXYzR1iDvOkfIMhcxgnXl7 RcR3dTWxn0NuH1ntLO92Dm52tb0jPGspOVkOiqZQQEYyjGTUFdgJq9mOGbO+oUJfTg7K a3YibMdkfgZ2w6yKa3dxuDt/9GXpTXUhrBoy0F1m6LiJF7f4ovLNNS+Q1fkCKKvJQGOt VG8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1700225973; x=1700830773; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=EpQ8hiJaDwq9w2ctJl9hSiwcGPI9BQbencVo58l6Ffo=; b=qe375UxWBOqSj6DvoaCMgUPAtLKi0imXtKj4l9nstEEyEdLBe/Zv9HLaVE+5vOMCYa D3v2Zm8BVJj3b+px4Cloa2E9/vfewfMekTZWNowy0obGhxwlyvMXLrZpV2D/lvzPrctP kKw/m0VziY2s0cerOhi077gqrm6jeU2LDSdiJ417TYDFPzSSCjqNXuYUS72nFOtRhJTF +UEuJYieR9DLNDzIygmesSa1EHjfzLT5bg2DBBCZrFVfm1GMvlzd39NbzhK9KeqAFvq7 wDm3GXWor7dPGqlALbLAVag7qSVMhIpd9u+kXqzsS6q8T3ieOfMlMp5df0+zQmtljufK 7ftw== X-Gm-Message-State: AOJu0Yw6I+690Pownsy3MCHb1PMyjFpG1E2okZaU6EkDs3i61GuQ1wCw WE/BhM3lMnzpFW5voLSohqW5XQ== X-Received: by 2002:a05:600c:3591:b0:409:295:9c6e with SMTP id p17-20020a05600c359100b0040902959c6emr14085626wmq.30.1700225973659; Fri, 17 Nov 2023 04:59:33 -0800 (PST) Received: from toaster.lan ([2a01:e0a:3c5:5fb1:8196:e423:38cb:9a09]) by smtp.googlemail.com with ESMTPSA id k21-20020a05600c1c9500b0040a487758dcsm2671343wms.6.2023.11.17.04.59.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Nov 2023 04:59:33 -0800 (PST) From: Jerome Brunet <jbrunet@baylibre.com> To: Thierry Reding <thierry.reding@gmail.com>, Neil Armstrong <neil.armstrong@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org> Cc: Jerome Brunet <jbrunet@baylibre.com>, Kevin Hilman <khilman@baylibre.com>, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-pwm@vger.kernel.org, JunYi Zhao <junyi.zhao@amlogic.com> Subject: [PATCH v2 2/6] dt-bindings: pwm: amlogic: add new compatible for meson8 pwm type Date: Fri, 17 Nov 2023 13:59:12 +0100 Message-ID: <20231117125919.1696980-3-jbrunet@baylibre.com> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20231117125919.1696980-1-jbrunet@baylibre.com> References: <20231117125919.1696980-1-jbrunet@baylibre.com> MIME-Version: 1.0 X-Patchwork-Bot: notify Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Fri, 17 Nov 2023 04:59:51 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1782816170278561989 X-GMAIL-MSGID: 1782816170278561989 |
Series |
pwm: meson: dt-bindings fixup
|
|
Commit Message
Jerome Brunet
Nov. 17, 2023, 12:59 p.m. UTC
Add a new compatible for the pwm found in the meson8 to sm1 Amlogic SoCs.
The previous clock bindings for these SoCs described the driver and not the
HW itself. The clock provided was used to set the parent of the input clock
mux among the possible parents hard-coded in the driver.
The new bindings allows to describe the actual clock inputs of the PWM in
DT, like most bindings do, instead of relying of hard-coded data.
The new bindings make the old one deprecated.
There is enough experience on this HW to know that the PWM is exactly the
same all the supported SoCs. There is no need for a per-SoC compatible.
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
---
.../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++--
1 file changed, 34 insertions(+), 2 deletions(-)
Comments
On Fri, 17 Nov 2023 13:59:12 +0100, Jerome Brunet wrote: > Add a new compatible for the pwm found in the meson8 to sm1 Amlogic SoCs. > > The previous clock bindings for these SoCs described the driver and not the > HW itself. The clock provided was used to set the parent of the input clock > mux among the possible parents hard-coded in the driver. > > The new bindings allows to describe the actual clock inputs of the PWM in > DT, like most bindings do, instead of relying of hard-coded data. > > The new bindings make the old one deprecated. > > There is enough experience on this HW to know that the PWM is exactly the > same all the supported SoCs. There is no need for a per-SoC compatible. > > Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> > --- > .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- > 1 file changed, 34 insertions(+), 2 deletions(-) > Reviewed-by: Rob Herring <robh@kernel.org>
Hi Rob, On 19/11/2023 17:05, Rob Herring wrote: > > On Fri, 17 Nov 2023 13:59:12 +0100, Jerome Brunet wrote: >> Add a new compatible for the pwm found in the meson8 to sm1 Amlogic SoCs. >> >> The previous clock bindings for these SoCs described the driver and not the >> HW itself. The clock provided was used to set the parent of the input clock >> mux among the possible parents hard-coded in the driver. >> >> The new bindings allows to describe the actual clock inputs of the PWM in >> DT, like most bindings do, instead of relying of hard-coded data. >> >> The new bindings make the old one deprecated. >> >> There is enough experience on this HW to know that the PWM is exactly the >> same all the supported SoCs. There is no need for a per-SoC compatible. >> >> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> >> --- >> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >> 1 file changed, 34 insertions(+), 2 deletions(-) >> > > Reviewed-by: Rob Herring <robh@kernel.org> > I'm puzzled, isn't it recommended to have a per-soc compatible now ? I thought something like: - items: - enum: - amlogic,gxbb-pwm - amlogic,axg-pwm - amlogic,g12a-pwm - const: amlogic,pwm-v1 should be preferred instead of a single amlogic,meson8-pwm-v2 ? Neil
On Mon 20 Nov 2023 at 09:27, Neil Armstrong <neil.armstrong@linaro.org> wrote: > Hi Rob, > > On 19/11/2023 17:05, Rob Herring wrote: >> On Fri, 17 Nov 2023 13:59:12 +0100, Jerome Brunet wrote: >>> Add a new compatible for the pwm found in the meson8 to sm1 Amlogic SoCs. >>> >>> The previous clock bindings for these SoCs described the driver and not the >>> HW itself. The clock provided was used to set the parent of the input clock >>> mux among the possible parents hard-coded in the driver. >>> >>> The new bindings allows to describe the actual clock inputs of the PWM in >>> DT, like most bindings do, instead of relying of hard-coded data. >>> >>> The new bindings make the old one deprecated. >>> >>> There is enough experience on this HW to know that the PWM is exactly the >>> same all the supported SoCs. There is no need for a per-SoC compatible. >>> >>> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> >>> --- >>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>> 1 file changed, 34 insertions(+), 2 deletions(-) >>> >> Reviewed-by: Rob Herring <robh@kernel.org> >> > > I'm puzzled, isn't it recommended to have a per-soc compatible now ? I have specifically addressed this matter in the description, haven't I ? What good would it do in this case ? Plus the definition of a SoC is very vague. One could argue that the content of the list bellow are vaguely defined families. Should we add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? This list gets huge for no reason. We know all existing PWM of this type are the same. We have been using them for years. It is not a new support we know nothing about. > > I thought something like: > - items: > - enum: > - amlogic,gxbb-pwm > - amlogic,axg-pwm > - amlogic,g12a-pwm > - const: amlogic,pwm-v1 I'm not sure I understand what you are suggesting here. Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT has that and I'm working to remove this type, so I don't get the point. > > should be preferred instead of a single amlogic,meson8-pwm-v2 ? This is named after the first SoC supporting the type. Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. Plus the doc specifically advise against this type of names. > > Neil
Hi Jerome, On 20/11/2023 10:18, Jerome Brunet wrote: > > On Mon 20 Nov 2023 at 09:27, Neil Armstrong <neil.armstrong@linaro.org> wrote: > >> Hi Rob, >> >> On 19/11/2023 17:05, Rob Herring wrote: >>> On Fri, 17 Nov 2023 13:59:12 +0100, Jerome Brunet wrote: >>>> Add a new compatible for the pwm found in the meson8 to sm1 Amlogic SoCs. >>>> >>>> The previous clock bindings for these SoCs described the driver and not the >>>> HW itself. The clock provided was used to set the parent of the input clock >>>> mux among the possible parents hard-coded in the driver. >>>> >>>> The new bindings allows to describe the actual clock inputs of the PWM in >>>> DT, like most bindings do, instead of relying of hard-coded data. >>>> >>>> The new bindings make the old one deprecated. >>>> >>>> There is enough experience on this HW to know that the PWM is exactly the >>>> same all the supported SoCs. There is no need for a per-SoC compatible. >>>> >>>> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> >>>> --- >>>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>>> 1 file changed, 34 insertions(+), 2 deletions(-) >>>> >>> Reviewed-by: Rob Herring <robh@kernel.org> >>> >> >> I'm puzzled, isn't it recommended to have a per-soc compatible now ? > > I have specifically addressed this matter in the description, > haven't I ? What good would it do in this case ? Yes you did but I was asked for the last year+ that all new compatible should be soc specific (while imprecise, in our care soc family should be ok), with a possible semi-generic callback with an IP version or a first soc implementing the IP. > > Plus the definition of a SoC is very vague. One could argue that > the content of the list bellow are vaguely defined families. Should we > add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? > This list gets huge for no reason. I think in our case soc family is reasonable since they share same silicon design. > > We know all existing PWM of this type are the same. We have been using > them for years. It is not a new support we know nothing about. > >> >> I thought something like: >> - items: >> - enum: >> - amlogic,gxbb-pwm >> - amlogic,axg-pwm >> - amlogic,g12a-pwm >> - const: amlogic,pwm-v1 > > I'm not sure I understand what you are suggesting here. > Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT > has that and I'm working to remove this type, so I don't get the point. > >> >> should be preferred instead of a single amlogic,meson8-pwm-v2 ? > > This is named after the first SoC supporting the type. > > Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. > Plus the doc specifically advise against this type of names. The -v2 refers to a pure software/dt implementation versioning and not an HW version, so I'm puzzled and I requires DT maintainers advice here. Yes meson8b is the first "known" platform, even if I'm pretty sure meson6 has the same pwm architecture, this is why "amlogic,pwm-v1" as fallback seems more reasonable and s4 and later pwm could use the "amlogic,pwm-v2" fallback. Neil > >> >> Neil >
On Mon 20 Nov 2023 at 10:55, neil.armstrong@linaro.org wrote: > Hi Jerome, > > On 20/11/2023 10:18, Jerome Brunet wrote: >> On Mon 20 Nov 2023 at 09:27, Neil Armstrong <neil.armstrong@linaro.org> >> wrote: >> >>> Hi Rob, >>> >>> On 19/11/2023 17:05, Rob Herring wrote: >>>> On Fri, 17 Nov 2023 13:59:12 +0100, Jerome Brunet wrote: >>>>> Add a new compatible for the pwm found in the meson8 to sm1 Amlogic SoCs. >>>>> >>>>> The previous clock bindings for these SoCs described the driver and not the >>>>> HW itself. The clock provided was used to set the parent of the input clock >>>>> mux among the possible parents hard-coded in the driver. >>>>> >>>>> The new bindings allows to describe the actual clock inputs of the PWM in >>>>> DT, like most bindings do, instead of relying of hard-coded data. >>>>> >>>>> The new bindings make the old one deprecated. >>>>> >>>>> There is enough experience on this HW to know that the PWM is exactly the >>>>> same all the supported SoCs. There is no need for a per-SoC compatible. >>>>> >>>>> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> >>>>> --- >>>>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>>>> 1 file changed, 34 insertions(+), 2 deletions(-) >>>>> >>>> Reviewed-by: Rob Herring <robh@kernel.org> >>>> >>> >>> I'm puzzled, isn't it recommended to have a per-soc compatible now ? >> I have specifically addressed this matter in the description, >> haven't I ? What good would it do in this case ? > > Yes you did but I was asked for the last year+ that all new compatible > should be soc specific (while imprecise, in our care soc family should be ok), > with a possible semi-generic callback with an IP version or a first soc > implementing the IP. > >> Plus the definition of a SoC is very vague. One could argue that >> the content of the list bellow are vaguely defined families. Should we >> add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? >> This list gets huge for no reason. > > I think in our case soc family is reasonable since they share same silicon > design. > >> We know all existing PWM of this type are the same. We have been using >> them for years. It is not a new support we know nothing about. >> >>> >>> I thought something like: >>> - items: >>> - enum: >>> - amlogic,gxbb-pwm >>> - amlogic,axg-pwm >>> - amlogic,g12a-pwm >>> - const: amlogic,pwm-v1 >> I'm not sure I understand what you are suggesting here. >> Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT >> has that and I'm working to remove this type, so I don't get the point. >> >>> >>> should be preferred instead of a single amlogic,meson8-pwm-v2 ? >> This is named after the first SoC supporting the type. >> Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. >> Plus the doc specifically advise against this type of names. > > The -v2 refers to a pure software/dt implementation versioning and not > an HW version, so I'm puzzled and I requires DT maintainers advice here. > > Yes meson8b is the first "known" platform, even if I'm pretty sure meson6 has This is not my point. I picked this name because I have to pick a specific device based one. Not because it is actually the first or not. I don't see a problem with meson6 being compatible with meson8-pwm-v2, if that ever comes along. I think the binding here satisfy the rule that it should be specific, and the intent that goes with it: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n42 > the same pwm architecture, this is why "amlogic,pwm-v1" as fallback seems more > reasonable and s4 and later pwm could use the "amlogic,pwm-v2" > fallback. That is not how understand this: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n82 > > Neil >> >>> >>> Neil >>
On 20/11/2023 11:04, Jerome Brunet wrote: >>>>>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>>>>> 1 file changed, 34 insertions(+), 2 deletions(-) >>>>>> >>>>> Reviewed-by: Rob Herring <robh@kernel.org> >>>>> >>>> >>>> I'm puzzled, isn't it recommended to have a per-soc compatible now ? Yes, it is. >>> I have specifically addressed this matter in the description, >>> haven't I ? What good would it do in this case ? There is nothing about compatible naming in commit msg. >> >> Yes you did but I was asked for the last year+ that all new compatible >> should be soc specific (while imprecise, in our care soc family should be ok), >> with a possible semi-generic callback with an IP version or a first soc >> implementing the IP. >> >>> Plus the definition of a SoC is very vague. One could argue that >>> the content of the list bellow are vaguely defined families. Should we >>> add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? >>> This list gets huge for no reason. >> >> I think in our case soc family is reasonable since they share same silicon >> design. >> >>> We know all existing PWM of this type are the same. We have been using >>> them for years. It is not a new support we know nothing about. >>> >>>> >>>> I thought something like: >>>> - items: >>>> - enum: >>>> - amlogic,gxbb-pwm >>>> - amlogic,axg-pwm >>>> - amlogic,g12a-pwm >>>> - const: amlogic,pwm-v1 >>> I'm not sure I understand what you are suggesting here. >>> Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT >>> has that and I'm working to remove this type, so I don't get the point. >>> >>>> >>>> should be preferred instead of a single amlogic,meson8-pwm-v2 ? >>> This is named after the first SoC supporting the type. >>> Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. >>> Plus the doc specifically advise against this type of names. >> >> The -v2 refers to a pure software/dt implementation versioning and not >> an HW version, so I'm puzzled and I requires DT maintainers advice here. >> >> Yes meson8b is the first "known" platform, even if I'm pretty sure meson6 has Yes, this should be SoC-based compatible, unless you have clear versioning scheme by SoC/IP block vendor. You named it not a HW version, which kind of answers to the "unless" case - that's not hardware version. > > This is not my point. I picked this name because I have to pick a > specific device based one. Not because it is actually the first or > not. I don't see a problem with meson6 being compatible with > meson8-pwm-v2, if that ever comes along. No, the point is not to use "v2". Use SoC compatibles. > > I think the binding here satisfy the rule that it should be specific, > and the intent that goes with it: > > https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n42 > >> the same pwm architecture, this is why "amlogic,pwm-v1" as fallback seems more >> reasonable and s4 and later pwm could use the "amlogic,pwm-v2" >> fallback. > > That is not how understand this: > https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n82 > Again, where the "v2" is defined? Where is any document explaining the mapping between version blocks and SoC parts? Why do you list here only major version? Blocks almost always have also minor (e.g. v2.0). Best regards, Krzysztof
On Wed 22 Nov 2023 at 09:37, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > On 20/11/2023 11:04, Jerome Brunet wrote: >>>>>>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>>>>>> 1 file changed, 34 insertions(+), 2 deletions(-) >>>>>>> >>>>>> Reviewed-by: Rob Herring <robh@kernel.org> >>>>>> >>>>> >>>>> I'm puzzled, isn't it recommended to have a per-soc compatible now ? > > Yes, it is. > >>>> I have specifically addressed this matter in the description, >>>> haven't I ? What good would it do in this case ? > > There is nothing about compatible naming in commit msg. Krzysztof, the whole commit desciption is explanation about why a new compatible is introduced. I don't understand this comment. > >>> >>> Yes you did but I was asked for the last year+ that all new compatible >>> should be soc specific (while imprecise, in our care soc family should be ok), >>> with a possible semi-generic callback with an IP version or a first soc >>> implementing the IP. >>> >>>> Plus the definition of a SoC is very vague. One could argue that >>>> the content of the list bellow are vaguely defined families. Should we >>>> add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? >>>> This list gets huge for no reason. >>> >>> I think in our case soc family is reasonable since they share same silicon >>> design. >>> >>>> We know all existing PWM of this type are the same. We have been using >>>> them for years. It is not a new support we know nothing about. >>>> >>>>> >>>>> I thought something like: >>>>> - items: >>>>> - enum: >>>>> - amlogic,gxbb-pwm >>>>> - amlogic,axg-pwm >>>>> - amlogic,g12a-pwm >>>>> - const: amlogic,pwm-v1 >>>> I'm not sure I understand what you are suggesting here. >>>> Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT >>>> has that and I'm working to remove this type, so I don't get the point. >>>> >>>>> >>>>> should be preferred instead of a single amlogic,meson8-pwm-v2 ? >>>> This is named after the first SoC supporting the type. >>>> Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. >>>> Plus the doc specifically advise against this type of names. >>> >>> The -v2 refers to a pure software/dt implementation versioning and not >>> an HW version, so I'm puzzled and I requires DT maintainers advice here. >>> >>> Yes meson8b is the first "known" platform, even if I'm pretty sure meson6 has > > Yes, this should be SoC-based compatible, unless you have clear > versioning scheme by SoC/IP block vendor. You named it not a HW version, > which kind of answers to the "unless" case - that's not hardware version. > This is specifically the point of the comment in commit description. We know all the PWMs compatible are the same HW (version) as one found in the meson8b. It is certain that adding more compatible, listing all the SoC, will be useless. I can do it if you insist. >> >> This is not my point. I picked this name because I have to pick a >> specific device based one. Not because it is actually the first or >> not. I don't see a problem with meson6 being compatible with >> meson8-pwm-v2, if that ever comes along. > > No, the point is not to use "v2". Use SoC compatibles. It is a SoC compatible. The second one. The first one, as explained in the description was describing the driver more that the HW. Changing the way clock are passed from DT to the driver would be break user of the old compatible. So a new compatible is introduced. I believe this is recommended way to introduce incompatible binding changes. v2 here denote a new interface version, nothing to do with HW versioning. I happy to pick something else to denote this. > >> >> I think the binding here satisfy the rule that it should be specific, >> and the intent that goes with it: >> >> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n42 >> >>> the same pwm architecture, this is why "amlogic,pwm-v1" as fallback seems more >>> reasonable and s4 and later pwm could use the "amlogic,pwm-v2" >>> fallback. >> >> That is not how understand this: >> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n82 >> > > Again, where the "v2" is defined? Where is any document explaining the > mapping between version blocks and SoC parts? Why do you list here only > major version? Blocks almost always have also minor (e.g. v2.0). Again, v2 does has nothing to do with the HW. Never wrote it was. The HW remains the same. > > Best regards, > Krzysztof
On 22/11/2023 15:34, Jerome Brunet wrote: > > On Wed 22 Nov 2023 at 09:37, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > >> On 20/11/2023 11:04, Jerome Brunet wrote: >>>>>>>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>>>>>>> 1 file changed, 34 insertions(+), 2 deletions(-) >>>>>>>> >>>>>>> Reviewed-by: Rob Herring <robh@kernel.org> >>>>>>> >>>>>> >>>>>> I'm puzzled, isn't it recommended to have a per-soc compatible now ? >> >> Yes, it is. >> >>>>> I have specifically addressed this matter in the description, >>>>> haven't I ? What good would it do in this case ? >> >> There is nothing about compatible naming in commit msg. > > Krzysztof, the whole commit desciption is explanation about why a new > compatible is introduced. I don't understand this comment. > >> >>>> >>>> Yes you did but I was asked for the last year+ that all new compatible >>>> should be soc specific (while imprecise, in our care soc family should be ok), >>>> with a possible semi-generic callback with an IP version or a first soc >>>> implementing the IP. >>>> >>>>> Plus the definition of a SoC is very vague. One could argue that >>>>> the content of the list bellow are vaguely defined families. Should we >>>>> add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? >>>>> This list gets huge for no reason. >>>> >>>> I think in our case soc family is reasonable since they share same silicon >>>> design. >>>> >>>>> We know all existing PWM of this type are the same. We have been using >>>>> them for years. It is not a new support we know nothing about. >>>>> >>>>>> >>>>>> I thought something like: >>>>>> - items: >>>>>> - enum: >>>>>> - amlogic,gxbb-pwm >>>>>> - amlogic,axg-pwm >>>>>> - amlogic,g12a-pwm >>>>>> - const: amlogic,pwm-v1 >>>>> I'm not sure I understand what you are suggesting here. >>>>> Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT >>>>> has that and I'm working to remove this type, so I don't get the point. >>>>> >>>>>> >>>>>> should be preferred instead of a single amlogic,meson8-pwm-v2 ? >>>>> This is named after the first SoC supporting the type. >>>>> Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. >>>>> Plus the doc specifically advise against this type of names. >>>> >>>> The -v2 refers to a pure software/dt implementation versioning and not >>>> an HW version, so I'm puzzled and I requires DT maintainers advice here. >>>> >>>> Yes meson8b is the first "known" platform, even if I'm pretty sure meson6 has >> >> Yes, this should be SoC-based compatible, unless you have clear >> versioning scheme by SoC/IP block vendor. You named it not a HW version, >> which kind of answers to the "unless" case - that's not hardware version. >> > > This is specifically the point of the comment in commit description. > We know all the PWMs compatible are the same HW (version) as one found > in the meson8b. > > It is certain that adding more compatible, listing all the SoC, will be > useless. I can do it if you insist. The docs you references insist on that, so yeah, I insist as well. > >>> >>> This is not my point. I picked this name because I have to pick a >>> specific device based one. Not because it is actually the first or >>> not. I don't see a problem with meson6 being compatible with >>> meson8-pwm-v2, if that ever comes along. >> >> No, the point is not to use "v2". Use SoC compatibles. > > It is a SoC compatible. The second one. "v2" is not the soc. I assume meson8 is one specific SoC, right? Because elinux says it is a *family*: https://elinux.org/Amlogic/SoCs > > The first one, as explained in the description was describing the driver > more that the HW. > > Changing the way clock are passed from DT to the driver would be break > user of the old compatible. So a new compatible is introduced. I believe > this is recommended way to introduce incompatible binding changes. The way is not to introduce incompatible changes. Your way is also not good as it breaks other users of DTS. > > v2 here denote a new interface version, nothing to do with HW > versioning. I happy to pick something else to denote this. Sorry, then it is not a SoC-based compatible. > >> >>> >>> I think the binding here satisfy the rule that it should be specific, >>> and the intent that goes with it: >>> >>> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n42 >>> >>>> the same pwm architecture, this is why "amlogic,pwm-v1" as fallback seems more >>>> reasonable and s4 and later pwm could use the "amlogic,pwm-v2" >>>> fallback. >>> >>> That is not how understand this: >>> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n82 >>> >> >> Again, where the "v2" is defined? Where is any document explaining the >> mapping between version blocks and SoC parts? Why do you list here only >> major version? Blocks almost always have also minor (e.g. v2.0). > > Again, v2 does has nothing to do with the HW. Never wrote it was. > The HW remains the same. Don't add compatibles which are not related to HW, but represent software versioning. Software does not matter for the bindings. That's a clear NAK. Best regards, Krzysztof
On Wed 22 Nov 2023 at 16:04, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > On 22/11/2023 15:34, Jerome Brunet wrote: >> >> On Wed 22 Nov 2023 at 09:37, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: >> >>> On 20/11/2023 11:04, Jerome Brunet wrote: >>>>>>>>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>>>>>>>> 1 file changed, 34 insertions(+), 2 deletions(-) >>>>>>>>> >>>>>>>> Reviewed-by: Rob Herring <robh@kernel.org> >>>>>>>> >>>>>>> >>>>>>> I'm puzzled, isn't it recommended to have a per-soc compatible now ? >>> >>> Yes, it is. >>> >>>>>> I have specifically addressed this matter in the description, >>>>>> haven't I ? What good would it do in this case ? >>> >>> There is nothing about compatible naming in commit msg. >> >> Krzysztof, the whole commit desciption is explanation about why a new >> compatible is introduced. I don't understand this comment. >> >>> >>>>> >>>>> Yes you did but I was asked for the last year+ that all new compatible >>>>> should be soc specific (while imprecise, in our care soc family should be ok), >>>>> with a possible semi-generic callback with an IP version or a first soc >>>>> implementing the IP. >>>>> >>>>>> Plus the definition of a SoC is very vague. One could argue that >>>>>> the content of the list bellow are vaguely defined families. Should we >>>>>> add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? >>>>>> This list gets huge for no reason. >>>>> >>>>> I think in our case soc family is reasonable since they share same silicon >>>>> design. >>>>> >>>>>> We know all existing PWM of this type are the same. We have been using >>>>>> them for years. It is not a new support we know nothing about. >>>>>> >>>>>>> >>>>>>> I thought something like: >>>>>>> - items: >>>>>>> - enum: >>>>>>> - amlogic,gxbb-pwm >>>>>>> - amlogic,axg-pwm >>>>>>> - amlogic,g12a-pwm >>>>>>> - const: amlogic,pwm-v1 >>>>>> I'm not sure I understand what you are suggesting here. >>>>>> Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT >>>>>> has that and I'm working to remove this type, so I don't get the point. >>>>>> >>>>>>> >>>>>>> should be preferred instead of a single amlogic,meson8-pwm-v2 ? >>>>>> This is named after the first SoC supporting the type. >>>>>> Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. >>>>>> Plus the doc specifically advise against this type of names. >>>>> >>>>> The -v2 refers to a pure software/dt implementation versioning and not >>>>> an HW version, so I'm puzzled and I requires DT maintainers advice here. >>>>> >>>>> Yes meson8b is the first "known" platform, even if I'm pretty sure meson6 has >>> >>> Yes, this should be SoC-based compatible, unless you have clear >>> versioning scheme by SoC/IP block vendor. You named it not a HW version, >>> which kind of answers to the "unless" case - that's not hardware version. >>> >> >> This is specifically the point of the comment in commit description. >> We know all the PWMs compatible are the same HW (version) as one found >> in the meson8b. >> >> It is certain that adding more compatible, listing all the SoC, will be >> useless. I can do it if you insist. > > The docs you references insist on that, so yeah, I insist as well. > >> >>>> >>>> This is not my point. I picked this name because I have to pick a >>>> specific device based one. Not because it is actually the first or >>>> not. I don't see a problem with meson6 being compatible with >>>> meson8-pwm-v2, if that ever comes along. >>> >>> No, the point is not to use "v2". Use SoC compatibles. >> >> It is a SoC compatible. The second one. > > "v2" is not the soc. I assume meson8 is one specific SoC, right? Because > elinux says it is a *family*: > https://elinux.org/Amlogic/SoCs > It is a family. yes > >> >> The first one, as explained in the description was describing the driver >> more that the HW. >> >> Changing the way clock are passed from DT to the driver would be break >> user of the old compatible. So a new compatible is introduced. I believe >> this is recommended way to introduce incompatible binding changes. > > The way is not to introduce incompatible changes. Your way is also not > good as it breaks other users of DTS. > >> >> v2 here denote a new interface version, nothing to do with HW >> versioning. I happy to pick something else to denote this. > > Sorry, then it is not a SoC-based compatible. > >> >>> >>>> >>>> I think the binding here satisfy the rule that it should be specific, >>>> and the intent that goes with it: >>>> >>>> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n42 >>>> >>>>> the same pwm architecture, this is why "amlogic,pwm-v1" as fallback seems more >>>>> reasonable and s4 and later pwm could use the "amlogic,pwm-v2" >>>>> fallback. >>>> >>>> That is not how understand this: >>>> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n82 >>>> >>> >>> Again, where the "v2" is defined? Where is any document explaining the >>> mapping between version blocks and SoC parts? Why do you list here only >>> major version? Blocks almost always have also minor (e.g. v2.0). >> >> Again, v2 does has nothing to do with the HW. Never wrote it was. >> The HW remains the same. > > Don't add compatibles which are not related to HW, but represent > software versioning. Software does not matter for the bindings. What I did I explicitly what is recommended in Grant's presentation from 2013. 10y old, but I assume slide 10 "Making an incompatible update" is still valid. https://elinux.org/images/1/1e/DT_Binding_Process_glikely_ksummit_2013_10_28.pdf Breaking the ABI of the old compatible would break all boards which use u-boot DT and pass it to the kernel, because the meaning of the clock property would change. Doing things has suggested in this slide, and this patch, allows every device to continue to work properly, whether the DT given is the one shipped with u-boot (using the old compatible for now) or the kernel. > > That's a clear NAK. > > Best regards, > Krzysztof
On 22/11/2023 16:23, Jerome Brunet wrote: > > On Wed 22 Nov 2023 at 16:04, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > >> On 22/11/2023 15:34, Jerome Brunet wrote: >>> >>> On Wed 22 Nov 2023 at 09:37, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: >>> >>>> On 20/11/2023 11:04, Jerome Brunet wrote: >>>>>>>>>> .../devicetree/bindings/pwm/pwm-amlogic.yaml | 36 +++++++++++++++++-- >>>>>>>>>> 1 file changed, 34 insertions(+), 2 deletions(-) >>>>>>>>>> >>>>>>>>> Reviewed-by: Rob Herring <robh@kernel.org> >>>>>>>>> >>>>>>>> >>>>>>>> I'm puzzled, isn't it recommended to have a per-soc compatible now ? >>>> >>>> Yes, it is. >>>> >>>>>>> I have specifically addressed this matter in the description, >>>>>>> haven't I ? What good would it do in this case ? >>>> >>>> There is nothing about compatible naming in commit msg. >>> >>> Krzysztof, the whole commit desciption is explanation about why a new >>> compatible is introduced. I don't understand this comment. >>> >>>> >>>>>> >>>>>> Yes you did but I was asked for the last year+ that all new compatible >>>>>> should be soc specific (while imprecise, in our care soc family should be ok), >>>>>> with a possible semi-generic callback with an IP version or a first soc >>>>>> implementing the IP. >>>>>> >>>>>>> Plus the definition of a SoC is very vague. One could argue that >>>>>>> the content of the list bellow are vaguely defined families. Should we >>>>>>> add meson8b, gxl, gxm, sm1 ? ... or even the actual SoC reference ? >>>>>>> This list gets huge for no reason. >>>>>> >>>>>> I think in our case soc family is reasonable since they share same silicon >>>>>> design. >>>>>> >>>>>>> We know all existing PWM of this type are the same. We have been using >>>>>>> them for years. It is not a new support we know nothing about. >>>>>>> >>>>>>>> >>>>>>>> I thought something like: >>>>>>>> - items: >>>>>>>> - enum: >>>>>>>> - amlogic,gxbb-pwm >>>>>>>> - amlogic,axg-pwm >>>>>>>> - amlogic,g12a-pwm >>>>>>>> - const: amlogic,pwm-v1 >>>>>>> I'm not sure I understand what you are suggesting here. >>>>>>> Adding a "amlogic,pwm-v1" for the obsolete compatible ? No amlogic DT >>>>>>> has that and I'm working to remove this type, so I don't get the point. >>>>>>> >>>>>>>> >>>>>>>> should be preferred instead of a single amlogic,meson8-pwm-v2 ? >>>>>>> This is named after the first SoC supporting the type. >>>>>>> Naming it amlogic,pwm-v2 would feel weird with the s4 coming after. >>>>>>> Plus the doc specifically advise against this type of names. >>>>>> >>>>>> The -v2 refers to a pure software/dt implementation versioning and not >>>>>> an HW version, so I'm puzzled and I requires DT maintainers advice here. >>>>>> >>>>>> Yes meson8b is the first "known" platform, even if I'm pretty sure meson6 has >>>> >>>> Yes, this should be SoC-based compatible, unless you have clear >>>> versioning scheme by SoC/IP block vendor. You named it not a HW version, >>>> which kind of answers to the "unless" case - that's not hardware version. >>>> >>> >>> This is specifically the point of the comment in commit description. >>> We know all the PWMs compatible are the same HW (version) as one found >>> in the meson8b. >>> >>> It is certain that adding more compatible, listing all the SoC, will be >>> useless. I can do it if you insist. >> >> The docs you references insist on that, so yeah, I insist as well. >> >>> >>>>> >>>>> This is not my point. I picked this name because I have to pick a >>>>> specific device based one. Not because it is actually the first or >>>>> not. I don't see a problem with meson6 being compatible with >>>>> meson8-pwm-v2, if that ever comes along. >>>> >>>> No, the point is not to use "v2". Use SoC compatibles. >>> >>> It is a SoC compatible. The second one. >> >> "v2" is not the soc. I assume meson8 is one specific SoC, right? Because >> elinux says it is a *family*: >> https://elinux.org/Amlogic/SoCs >> > > It is a family. yes > >> >>> >>> The first one, as explained in the description was describing the driver >>> more that the HW. >>> >>> Changing the way clock are passed from DT to the driver would be break >>> user of the old compatible. So a new compatible is introduced. I believe >>> this is recommended way to introduce incompatible binding changes. >> >> The way is not to introduce incompatible changes. Your way is also not >> good as it breaks other users of DTS. >> >>> >>> v2 here denote a new interface version, nothing to do with HW >>> versioning. I happy to pick something else to denote this. >> >> Sorry, then it is not a SoC-based compatible. >> >>> >>>> >>>>> >>>>> I think the binding here satisfy the rule that it should be specific, >>>>> and the intent that goes with it: >>>>> >>>>> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n42 >>>>> >>>>>> the same pwm architecture, this is why "amlogic,pwm-v1" as fallback seems more >>>>>> reasonable and s4 and later pwm could use the "amlogic,pwm-v2" >>>>>> fallback. >>>>> >>>>> That is not how understand this: >>>>> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/writing-bindings.rst?h=v6.7-rc2#n82 >>>>> >>>> >>>> Again, where the "v2" is defined? Where is any document explaining the >>>> mapping between version blocks and SoC parts? Why do you list here only >>>> major version? Blocks almost always have also minor (e.g. v2.0). >>> >>> Again, v2 does has nothing to do with the HW. Never wrote it was. >>> The HW remains the same. >> >> Don't add compatibles which are not related to HW, but represent >> software versioning. Software does not matter for the bindings. > > What I did I explicitly what is recommended in Grant's presentation from > 2013. 10y old, but I assume slide 10 "Making an incompatible update" is > still valid. > > https://elinux.org/images/1/1e/DT_Binding_Process_glikely_ksummit_2013_10_28.pdf > > Breaking the ABI of the old compatible would break all boards which use > u-boot DT and pass it to the kernel, because the meaning of the clock > property would change. You broke U-Boot now as well - it will get your new DTS from the kernel and stop working. > > Doing things has suggested in this slide, and this patch, allows every > device to continue to work properly, whether the DT given is the one > shipped with u-boot (using the old compatible for now) or the kernel. OK, that explains the reasons. I read your commit msg and nothing like this was mentioned there. What's more, you did not deprecate the old binding, thus the confusion - it looked like you add entirely new hardware (although you put "deprecated" but in some unrelated place, not next to the compatibles). Anyway, the main point of Neil was that you started using generic compatible for all SoCs, which is wrong as well. I guess this was the original discussion. Best regards, Krzysztof
On Wed 22 Nov 2023 at 16:46, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: >>>>> >>>>> Again, where the "v2" is defined? Where is any document explaining the >>>>> mapping between version blocks and SoC parts? Why do you list here only >>>>> major version? Blocks almost always have also minor (e.g. v2.0). >>>> >>>> Again, v2 does has nothing to do with the HW. Never wrote it was. >>>> The HW remains the same. >>> >>> Don't add compatibles which are not related to HW, but represent >>> software versioning. Software does not matter for the bindings. >> >> What I did I explicitly what is recommended in Grant's presentation from >> 2013. 10y old, but I assume slide 10 "Making an incompatible update" is >> still valid. >> >> https://elinux.org/images/1/1e/DT_Binding_Process_glikely_ksummit_2013_10_28.pdf >> >> Breaking the ABI of the old compatible would break all boards which use >> u-boot DT and pass it to the kernel, because the meaning of the clock >> property would change. > > You broke U-Boot now as well - it will get your new DTS from the kernel > and stop working. U-boot will continue to match the old compatible and work properly. When the dts using the new compatible lands in u-boot, it won't match until proper driver support is added. It is a lot better than breaking the ABI, which would have silently broke u-boot. I don't really see a way around that. If you have better way to fix a bad interface, feel free to share it. > >> >> Doing things has suggested in this slide, and this patch, allows every >> device to continue to work properly, whether the DT given is the one >> shipped with u-boot (using the old compatible for now) or the kernel. > > OK, that explains the reasons. I read your commit msg and nothing like > this was mentioned there. What's more, you did not deprecate the old > binding, thus the confusion - it looked like you add entirely new > hardware (although you put "deprecated" but in some unrelated place, not > next to the compatibles). The old interface being obsoleted by the new one is mentionned in the commit description, the comments in the bindings and the bindings itself. Thanks a lot for pointing out the placement mistake. I'll fix it. The commit description says: * What the patch does * Why it does it: * Why the old bindings is bad/broken * How the new ones fixes the problem * Why a single compatible properly describes, IMO, all the related HW. This describes the entirety of what the change does. That seemed clear enough for Rob. If that is not enough for you and you would like it reworded, could please provide a few suggestions ? > > Anyway, the main point of Neil was that you started using generic > compatible for all SoCs, which is wrong as well. I guess this was the > original discussion. The whole reason for this change is to properly describe the HW, which is the 100% same on all the SoCs, or SoC families, concerned. The only reason there was a lot of old compatibles is because it was used to match data in the driver (this is clearly wrong). This data would now be passed through DT. I have been clear about this in the change description. So why is it wrong to have single compatible for a type of device that is 100% the same HW ? It is lot a easier to apply a rule correctly when the intent is clear. > > Best regards, > Krzysztof
On 22/11/2023 17:14, Jerome Brunet wrote: > > On Wed 22 Nov 2023 at 16:46, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > >>>>>> >>>>>> Again, where the "v2" is defined? Where is any document explaining the >>>>>> mapping between version blocks and SoC parts? Why do you list here only >>>>>> major version? Blocks almost always have also minor (e.g. v2.0). >>>>> >>>>> Again, v2 does has nothing to do with the HW. Never wrote it was. >>>>> The HW remains the same. >>>> >>>> Don't add compatibles which are not related to HW, but represent >>>> software versioning. Software does not matter for the bindings. >>> >>> What I did I explicitly what is recommended in Grant's presentation from >>> 2013. 10y old, but I assume slide 10 "Making an incompatible update" is >>> still valid. >>> >>> https://elinux.org/images/1/1e/DT_Binding_Process_glikely_ksummit_2013_10_28.pdf >>> >>> Breaking the ABI of the old compatible would break all boards which use >>> u-boot DT and pass it to the kernel, because the meaning of the clock >>> property would change. >> >> You broke U-Boot now as well - it will get your new DTS from the kernel >> and stop working. > > U-boot will continue to match the old compatible and work properly. > When the dts using the new compatible lands in u-boot, it won't > match until proper driver support is added. It is a lot better than > breaking the ABI, which would have silently broke u-boot. > > I don't really see a way around that. > > If you have better way to fix a bad interface, feel free to share it. > >> >>> >>> Doing things has suggested in this slide, and this patch, allows every >>> device to continue to work properly, whether the DT given is the one >>> shipped with u-boot (using the old compatible for now) or the kernel. >> >> OK, that explains the reasons. I read your commit msg and nothing like >> this was mentioned there. What's more, you did not deprecate the old >> binding, thus the confusion - it looked like you add entirely new >> hardware (although you put "deprecated" but in some unrelated place, not >> next to the compatibles). > > The old interface being obsoleted by the new one is mentionned in the > commit description, the comments in the bindings and the bindings itself. > Thanks a lot for pointing out the placement mistake. I'll fix it. > > The commit description says: > * What the patch does > * Why it does it: > * Why the old bindings is bad/broken > * How the new ones fixes the problem > * Why a single compatible properly describes, IMO, all the related HW. > > This describes the entirety of what the change does. > That seemed clear enough for Rob. If that is not enough for you and you > would like it reworded, could please provide a few suggestions ? You did not deprecate the compatibles, so this has to be fixed. You put the compatible in some other place, not really relevant. > >> >> Anyway, the main point of Neil was that you started using generic >> compatible for all SoCs, which is wrong as well. I guess this was the >> original discussion. > > The whole reason for this change is to properly describe the HW, which > is the 100% same on all the SoCs, or SoC families, concerned. The only You still need specific compatibles, because the hardware is not 100% the same. Programming model can, but hardware differs. Many times engineers thought that devices are 100% compatible and then turned out they are not. I am bored to repeat all this again and again. > reason there was a lot of old compatibles is because it was used to match > data in the driver (this is clearly wrong). This data would now be > passed through DT. > > I have been clear about this in the change description. > > So why is it wrong to have single compatible for a type of device that > is 100% the same HW ? Because it is generic, not specific (you match "foo" against "bar" SoC). The chapter from writing-bindings you referenced earlier mentioned this. You need ability to add quirks and customize for these minor hardware differences, even if programming model is the same. > > It is lot a easier to apply a rule correctly when the intent is clear. > >> >> Best regards, >> Krzysztof > Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/pwm/pwm-amlogic.yaml b/Documentation/devicetree/bindings/pwm/pwm-amlogic.yaml index 387976ed36d5..48b11b7d5df6 100644 --- a/Documentation/devicetree/bindings/pwm/pwm-amlogic.yaml +++ b/Documentation/devicetree/bindings/pwm/pwm-amlogic.yaml @@ -22,6 +22,7 @@ properties: - amlogic,meson-g12a-ao-pwm-ab - amlogic,meson-g12a-ao-pwm-cd - amlogic,meson-s4-pwm + - amlogic,meson8-pwm-v2 - items: - const: amlogic,meson-gx-pwm - const: amlogic,meson-gxbb-pwm @@ -37,7 +38,7 @@ properties: clocks: minItems: 1 - maxItems: 2 + maxItems: 4 clock-names: minItems: 1 @@ -70,11 +71,14 @@ allOf: - amlogic,meson-gx-pwm - amlogic,meson-gx-ao-pwm then: - # Historic bindings tied to the driver implementation + # Obsolete historic bindings tied to the driver implementation # The clocks provided here are meant to be matched with the input # known (hard-coded) in the driver and used to select pwm clock # source. Currently, the linux driver ignores this. + deprecated: true properties: + clocks: + maxItems: 2 clock-names: oneOf: - items: @@ -83,6 +87,27 @@ allOf: - const: clkin0 - const: clkin1 + # Newer binding where clock describe the actual clock inputs of the pwm + # block. These are necessary but some inputs may be grounded. + - if: + properties: + compatible: + contains: + enum: + - amlogic,meson8-pwm-v2 + then: + properties: + clocks: + minItems: 1 + items: + - description: input clock 0 of the pwm block + - description: input clock 1 of the pwm block + - description: input clock 2 of the pwm block + - description: input clock 3 of the pwm block + clock-names: false + required: + - clocks + # Newer IP block take a single input per channel, instead of 4 inputs # for both channels - if: @@ -112,6 +137,13 @@ examples: clock-names = "clkin0", "clkin1"; #pwm-cells = <3>; }; + - | + pwm@2000 { + compatible = "amlogic,meson8-pwm-v2"; + reg = <0x1000 0x10>; + clocks = <&xtal>, <0>, <&fdiv4>, <&fdiv5>; + #pwm-cells = <3>; + }; - | pwm@1000 { compatible = "amlogic,meson-s4-pwm";