Message ID | 20231116222743.2984776-4-Frank.Li@nxp.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9910:0:b0:403:3b70:6f57 with SMTP id i16csp155665vqn; Thu, 16 Nov 2023 14:29:06 -0800 (PST) X-Google-Smtp-Source: AGHT+IGt8wWBH3CDQD+Gm8g2t/Vbk1UKs9D/FVD4oMPSUj9snY5eM1NyIPKrqZae8oXZZSQuQzUZ X-Received: by 2002:a54:450d:0:b0:3b2:e6b5:e99 with SMTP id l13-20020a54450d000000b003b2e6b50e99mr16748245oil.52.1700173745696; Thu, 16 Nov 2023 14:29:05 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1700173745; cv=pass; d=google.com; s=arc-20160816; b=pj8/5Vs7HCKR6tGEjmAN9fIs1xhA3MCdmkjLIprOOV16Zg8EaBdVFkSXtmcTrRaH6e j88Jb/XKa4YU0DML7/OkIiz/rZqrO3klZn2RJynkIjTNTYK18R8SvB4dgraD/VQqrOu2 0E6wraE+WMvjL1gE0/jpoQs+Y8hzsOvZ6zBs8Nn8s1Wly9DogbqjX/0Op08vEHzk9WPz /VtozStY0eBe4ayhil3nCeZHXWOkILRwXOApnpi0rZErvuDYOfDOxYP48XY0kfDA0taO qbwJ4xKixYSZb6jR+5cR2EKwGr2juVnhlY5RO4bneY90/qr2M9Ikw2E18r72mNO/Frb0 m/BQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=p71L0//r6YCNnfKOK7C6mFO8tOps2E5l4lDxQGv7yhk=; fh=WwdwxswekiDlcDQNcHvu2C9Zy8N9YQStHu/6mj4Dj6c=; b=mSm5CclCosY6KZAnqUwC/nGL7rCp6KMhoXdmGY/kh2y2gm/v0H/malZ9ZZXutzzq1C 9gh2c1ekqiDoJB5DcEFucBmrp9OltwRL8CIGw4QUT23m9ujAkKPdwsOtk8Q4YVYWfg2e 9Xdz3J0ApYLettGEbLWfSVqXkAFXzti1Pn1JY8fhpfOwxdN32RGiwFzavHJYVRTV2pvr Nkwt6DWFSyr//8mujC0KN0wMCH9OpK8Y0CkLqYekh3E7D3K/3ZS/XNTi+FXLVIbGSdqu /XJVqclPD46SOlcHEppLyEBUfD7upAm1YUxJ8AANtIhqC/y7yeEDBsbD6eNMgSaKzf2N XZoQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b=XF0KrzjD; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from lipwig.vger.email (lipwig.vger.email. [23.128.96.33]) by mx.google.com with ESMTPS id f14-20020a63100e000000b00578d0d070f4si394774pgl.844.2023.11.16.14.29.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Nov 2023 14:29:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) client-ip=23.128.96.33; Authentication-Results: mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b=XF0KrzjD; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id AABA181E780A; Thu, 16 Nov 2023 14:29:03 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233158AbjKPW2V (ORCPT <rfc822;jaysivo@gmail.com> + 30 others); Thu, 16 Nov 2023 17:28:21 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41456 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229775AbjKPW2Q (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 16 Nov 2023 17:28:16 -0500 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2085.outbound.protection.outlook.com [40.107.22.85]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 45359195; Thu, 16 Nov 2023 14:28:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=es1LNgLGBjePft6fHRPmqWx8Hc7u+tLOSsNU9x4tHtzvFfged9+n+KaGhR7iT9KOl3ZIMICDef8iA7Ce/3ThmovXWMhqnujCoRC5rM60fX9MMJah+8Tn4fJLVrt4NbTiFMXXqyCELcDD6mCB8gy6pBaSbjm5YJPHiqUqJgzTZp78pZJb64kaCRHxO4zrABA/pMXqLSnbxe0jB1P1S7qwpqz2HE4WM+U+3/BnAAgI4ba7LAaPGmxEHMf64/CgPkAZ2l26sLwHa8vTNMH32dmQBQZsVZiEAMKfKfZvu9iw1hND7/HD/xJzaTA3uMPggAYtd1tYfprpvGEVQgpNKEfirg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=p71L0//r6YCNnfKOK7C6mFO8tOps2E5l4lDxQGv7yhk=; b=k558v+cddFVr3JJ0irnLRKvKw+mUNA98Xk7bqwtaZKwPU6HgNe4Do3scU4Lxm/NsqNEkk+BfpCeWBEzIU2teldUcl/kGcnW4cBD/cRJjesckQ6/yNJU3agf9N9ShACKX2bdfP8ZCbCoIbHku4PVkvY2yFiegWkB4bj42+Ybrzt3/sMnj4bSmpk/y+YQ3VIdVQad9DGfADcZyrg/kWXj9wPft/FNFR67VqqM9pGX6i7+F5lrKSv8VMuMqW5U0lyKRBUe07DI4Y6tiNVF/qANvLPBXRF/0f7LCKC6NHBH8lSD4EbV2VUtr7YR14aKzFASpqAVx5Gz2+JEFo/kthnhpkw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=p71L0//r6YCNnfKOK7C6mFO8tOps2E5l4lDxQGv7yhk=; b=XF0KrzjDNgy5CJt+ntlylJijg7M4tC9pRfXyhjK7ltsAVfqQQiSTKNIKt95KaNwrz3wpjvVr3Pmb71eVBwc6/B7TmXjUYgWxbSzQS/nt2/lJF7OGkx5LdaYUJykb1lMO1GQit+i1hJ4167QAzTCc0NVwdaCBMSmt6czG7ZEBnKE= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM6PR04MB4838.eurprd04.prod.outlook.com (2603:10a6:20b:4::16) by AM9PR04MB8857.eurprd04.prod.outlook.com (2603:10a6:20b:408::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7002.19; Thu, 16 Nov 2023 22:28:11 +0000 Received: from AM6PR04MB4838.eurprd04.prod.outlook.com ([fe80::c048:114f:b7c2:7dcf]) by AM6PR04MB4838.eurprd04.prod.outlook.com ([fe80::c048:114f:b7c2:7dcf%3]) with mapi id 15.20.7025.007; Thu, 16 Nov 2023 22:28:11 +0000 From: Frank Li <Frank.Li@nxp.com> To: frank.li@nxp.com, vkoul@kernel.org Cc: devicetree@vger.kernel.org, dmaengine@vger.kernel.org, imx@lists.linux.dev, joy.zou@nxp.com, krzysztof.kozlowski+dt@linaro.org, linux-kernel@vger.kernel.org, peng.fan@nxp.com, robh+dt@kernel.org, shenwei.wang@nxp.com Subject: [PATCH v2 3/5] dmaengine: mcf-edma: force type conversion for TCD pointer Date: Thu, 16 Nov 2023 17:27:41 -0500 Message-Id: <20231116222743.2984776-4-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231116222743.2984776-1-Frank.Li@nxp.com> References: <20231116222743.2984776-1-Frank.Li@nxp.com> Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: BYAPR02CA0071.namprd02.prod.outlook.com (2603:10b6:a03:54::48) To AM6PR04MB4838.eurprd04.prod.outlook.com (2603:10a6:20b:4::16) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM6PR04MB4838:EE_|AM9PR04MB8857:EE_ X-MS-Office365-Filtering-Correlation-Id: 811e8b8e-7759-43d3-16c9-08dbe6f350a7 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: OBFQ/pXNKRyCRmwTImQhlP0Mw2yLSwbSSYKaRe0kMDlDY0Uo0xglHoKZLTM0A/i5OrnCqvRtZcOuvdz5c+H0QvzTtz+YZ6h1NhNvO56tiz8W9IKDKBvmw7DRKLf0OM/ildkhD93xmj0UpBwSFqBzhkB4f6RyIcb5JShWtpriZ7fanMwJ6PisQEF5zEHz194NXO5zvncRWjsL5F3iFUbUR6NgiJJ8ut+Fg5k7w/Dri/IR/08zcz7GOd+TpW2Hx4O2fvFA+F7hxE7AYhnns1cxc6zwFbfm1hJOrraZBq5GpiruhvYQONLGEa1AAvinOitBil94hL1vgmDCy2Ni6PXqIiEoRilO7Cx/1hHkYqMobE8+I9NQTyXCvmeHlHdvHi0SYpCKeJOjvRkV4NzY1ZFARIPOQEPIQLcr4JGRQXly0lmTXNGavO7tXoFQvOHuPNMOQkHiGkZ0v0qrDglRXwyUNKu0fy878P/K5DsktH6H6dvOECgUefwCVRMRocYf76TAAUZnt0s/dQ/7G8b1SmYGwAAZtLAgGVko13KzErmyCliwyXBmL9mBiEdpBYfHMsaX4dEC7mJpnWGhHz82Z1pxFfjVC7bXTtMRL4AQweGZLfRTRtSx9twA3X2KtJrnmByX X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM6PR04MB4838.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366004)(346002)(39860400002)(136003)(376002)(396003)(230922051799003)(186009)(451199024)(64100799003)(1800799009)(6486002)(478600001)(6666004)(2906002)(2616005)(6506007)(5660300002)(52116002)(86362001)(8676002)(4326008)(8936002)(4744005)(6512007)(66476007)(66946007)(66556008)(316002)(41300700001)(83380400001)(38100700002)(26005)(36756003)(38350700005)(1076003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: YWC5klyCuagzWHCFUJChgovmKvGV2VYOgJj6CQfSapm2TyQzjB1eeFPqvmvtzu7ALU/NV+z5FFbl9GKBGozrKja6vXJWAEknpu9Fv4xBTVXOJne9jqbX3PMz1yOZx8BD0fVQttE4zws0X32u2c5Sr8RtNXOSX2ipZwrnJHMzJ9KbbfWOytM+x33pA5tt8LbXz0Qspyuy1XY3US7uUl0UTbNaqiAEROQ70Rik3sXgaNENgtKbFiqCyHt1agzIYDZKxZM1vRW03v/r3cdoQeQPfysD+JXkXaN/lXZJCPU0E3Y/s7j8GNdTNlya+ha/OFnRAkUv2Ks/fbkJYoUDDV29iiV/BWIWZYJLn4QoQxGbq7R/Y6b1GPxOwdIE1SeCxOOcopPumsAES6JfSj5hOXguwQYaHoHmH/BwNwUGzrD3MgLMChIO7kR+8O+Dgu740XXeuEY5RokQ4TjT5TWEO2E8skjlUbde84u1lTWvQlHyV9Dpm4dnTSfvbi0Oo+Bbpt490FLvcnoIH9J2lERPR2imgMEIxcr5p8YCkycHNMnjSDWTOtZi6Xjkv1YD1unyYXpwZ0oW4F1Kxjtj2KCjtigsHMzbRgeeB7u364z0ZI6gjHl9qlOSlYO6gSG3jJqX52WwfQkdd5te8TcxksLQ9PWvor10xWZqUmz7JKS/cQBeXIZ5sMjEKTFv/bOeK0RdxmY2IC9hUpegvKJZnhm9TZWI3v6XaIE/rJXd/VkFK1GiRyqgkJPOg7IrHWLQRL+LoNJI+aQHqb9PZOUM3uT7TLbpATvXInFOY7Q8UsXafTQ9GJfSdFsuTY+pU4OJn2+oBMF9EibjfOJ+fc1jZzQvzDKQMKmV/hYYeqxsBjocXTy7C855PeohsiSWzLAIDj00EZzGWb8Elw1xqXYn0oMzOjkEQb0OEgYD1zjwqflYjBG/ai96Io5VmUQnBZkXbuZzilqAc0taETZkNU9lIUsMmxNwnY0PwLnPfy9L7JqAb69xYO7QY0KEfmutnC4Da5hrtnY844dzpSBOmnDpcPFdOGz/+EXVF2C9gESn3R519gvCBLGRK5EfwskIVs8J8IfNw6RUnhkSh4Pg+Hlzs2f+FAaakGoLvRvR0n08eDod0Sdy54wYDX8OVqWPDkkie6htWNivSjKQoFG3f9sYHIUqzVsZldV5ZqlrNx1ij4vy32ku2KEM5WWEMaWvrcT5N6myFfK/Hfr5yt2JCeyiz7x9UxW2pcBmbOhBbyQFTbgNoOklhOir5y7+aFsuaHOHKeAsTRm6wgEMTEgNUAW6M9/tHjXBIA3eRnjjMR9WXCccRCjLS5fTUC8NjXT96qB500GrrRLKJFTo88DrxSze9PEdi+QD/IJXxk29gEdqJO3M8BsAZsK2A/D4saT2rGjr7tSYeNfA7ejsIK30bme8GLlL1R8GwtAEBQiZ7GINy9EFOI8BiB9m5aLFAiXL1kAgqJjMZKPtdDgsbwj+Gvh+vW4QQNUuRjbBb8FBMI0p4wi0FRuldgzEMwMD2B+Cy3pQguGGftXqyzmYSZR7ZI2LuZGN9nqazeKh0jSaTDBbe/I3xzbrpo3N0danHPnCSiwfy6RhSjxu X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 811e8b8e-7759-43d3-16c9-08dbe6f350a7 X-MS-Exchange-CrossTenant-AuthSource: AM6PR04MB4838.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Nov 2023 22:28:11.1284 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: DW+fCmPteUYF5mutJjXK9QOnYDEn5jnnhLebajlDok4wU7QPFJNFAvAfIvPixhLAdwtxUGbX7aswWtjaa6OFFQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8857 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Thu, 16 Nov 2023 14:29:03 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1782761385090181504 X-GMAIL-MSGID: 1782761385090181504 |
Series |
dmaengine: fsl-edma: integrate TCD64 support for 64bit physical address
|
|
Commit Message
Frank Li
Nov. 16, 2023, 10:27 p.m. UTC
The TCD structure undergoes changes, with some fields extending to 64 bits.
When TCD64 is enabled, the type of TCD changes to 'void *' . This addresses
the need to force the type conversion to 'struct fsl_edma_hw_tcd *' at
here.
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
drivers/dma/mcf-edma-main.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
Comments
Hi Frank, kernel test robot noticed the following build warnings: [auto build test WARNING on vkoul-dmaengine/next] [also build test WARNING on linus/master v6.7-rc1 next-20231117] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Frank-Li/dmaengine-fsl-edma-involve-help-macro-fsl_edma_set-get-_tcd/20231117-062946 base: https://git.kernel.org/pub/scm/linux/kernel/git/vkoul/dmaengine.git next patch link: https://lore.kernel.org/r/20231116222743.2984776-4-Frank.Li%40nxp.com patch subject: [PATCH v2 3/5] dmaengine: mcf-edma: force type conversion for TCD pointer config: csky-randconfig-r123-20231117 (https://download.01.org/0day-ci/archive/20231118/202311180508.h4QYgZRC-lkp@intel.com/config) compiler: csky-linux-gcc (GCC) 13.2.0 reproduce: (https://download.01.org/0day-ci/archive/20231118/202311180508.h4QYgZRC-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot <lkp@intel.com> | Closes: https://lore.kernel.org/oe-kbuild-all/202311180508.h4QYgZRC-lkp@intel.com/ sparse warnings: (new ones prefixed by >>) >> drivers/dma/mcf-edma-main.c:205:35: sparse: sparse: cast removes address space '__iomem' of expression >> drivers/dma/mcf-edma-main.c:205:35: sparse: sparse: incorrect type in argument 2 (different address spaces) @@ expected void volatile [noderef] __iomem *addr @@ got restricted __le16 * @@ drivers/dma/mcf-edma-main.c:205:35: sparse: expected void volatile [noderef] __iomem *addr drivers/dma/mcf-edma-main.c:205:35: sparse: got restricted __le16 * drivers/dma/mcf-edma-main.c: note: in included file (through include/linux/mmzone.h, include/linux/gfp.h, include/linux/umh.h, include/linux/kmod.h, ...): include/linux/page-flags.h:242:46: sparse: sparse: self-comparison always evaluates to false vim +/__iomem +205 drivers/dma/mcf-edma-main.c 152 153 static int mcf_edma_probe(struct platform_device *pdev) 154 { 155 struct mcf_edma_platform_data *pdata; 156 struct fsl_edma_engine *mcf_edma; 157 struct edma_regs *regs; 158 int ret, i, chans; 159 160 pdata = dev_get_platdata(&pdev->dev); 161 if (!pdata) { 162 dev_err(&pdev->dev, "no platform data supplied\n"); 163 return -EINVAL; 164 } 165 166 if (!pdata->dma_channels) { 167 dev_info(&pdev->dev, "setting default channel number to 64"); 168 chans = 64; 169 } else { 170 chans = pdata->dma_channels; 171 } 172 173 mcf_edma = devm_kzalloc(&pdev->dev, struct_size(mcf_edma, chans, chans), 174 GFP_KERNEL); 175 if (!mcf_edma) 176 return -ENOMEM; 177 178 mcf_edma->n_chans = chans; 179 180 /* Set up drvdata for ColdFire edma */ 181 mcf_edma->drvdata = &mcf_data; 182 mcf_edma->big_endian = 1; 183 184 mutex_init(&mcf_edma->fsl_edma_mutex); 185 186 mcf_edma->membase = devm_platform_ioremap_resource(pdev, 0); 187 if (IS_ERR(mcf_edma->membase)) 188 return PTR_ERR(mcf_edma->membase); 189 190 fsl_edma_setup_regs(mcf_edma); 191 regs = &mcf_edma->regs; 192 193 INIT_LIST_HEAD(&mcf_edma->dma_dev.channels); 194 for (i = 0; i < mcf_edma->n_chans; i++) { 195 struct fsl_edma_chan *mcf_chan = &mcf_edma->chans[i]; 196 197 mcf_chan->edma = mcf_edma; 198 mcf_chan->slave_id = i; 199 mcf_chan->idle = true; 200 mcf_chan->dma_dir = DMA_NONE; 201 mcf_chan->vchan.desc_free = fsl_edma_free_desc; 202 vchan_init(&mcf_chan->vchan, &mcf_edma->dma_dev); 203 mcf_chan->tcd = mcf_edma->membase + EDMA_TCD 204 + i * sizeof(struct fsl_edma_hw_tcd); > 205 iowrite32(0x0, &((struct fsl_edma_hw_tcd *)mcf_chan->tcd)->csr); 206 } 207 208 iowrite32(~0, regs->inth); 209 iowrite32(~0, regs->intl); 210 211 ret = mcf_edma->drvdata->setup_irq(pdev, mcf_edma); 212 if (ret) 213 return ret; 214 215 dma_cap_set(DMA_PRIVATE, mcf_edma->dma_dev.cap_mask); 216 dma_cap_set(DMA_SLAVE, mcf_edma->dma_dev.cap_mask); 217 dma_cap_set(DMA_CYCLIC, mcf_edma->dma_dev.cap_mask); 218 219 mcf_edma->dma_dev.dev = &pdev->dev; 220 mcf_edma->dma_dev.device_alloc_chan_resources = 221 fsl_edma_alloc_chan_resources; 222 mcf_edma->dma_dev.device_free_chan_resources = 223 fsl_edma_free_chan_resources; 224 mcf_edma->dma_dev.device_config = fsl_edma_slave_config; 225 mcf_edma->dma_dev.device_prep_dma_cyclic = 226 fsl_edma_prep_dma_cyclic; 227 mcf_edma->dma_dev.device_prep_slave_sg = fsl_edma_prep_slave_sg; 228 mcf_edma->dma_dev.device_tx_status = fsl_edma_tx_status; 229 mcf_edma->dma_dev.device_pause = fsl_edma_pause; 230 mcf_edma->dma_dev.device_resume = fsl_edma_resume; 231 mcf_edma->dma_dev.device_terminate_all = fsl_edma_terminate_all; 232 mcf_edma->dma_dev.device_issue_pending = fsl_edma_issue_pending; 233 234 mcf_edma->dma_dev.src_addr_widths = FSL_EDMA_BUSWIDTHS; 235 mcf_edma->dma_dev.dst_addr_widths = FSL_EDMA_BUSWIDTHS; 236 mcf_edma->dma_dev.directions = 237 BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV); 238 239 mcf_edma->dma_dev.filter.fn = mcf_edma_filter_fn; 240 mcf_edma->dma_dev.filter.map = pdata->slave_map; 241 mcf_edma->dma_dev.filter.mapcnt = pdata->slavecnt; 242 243 platform_set_drvdata(pdev, mcf_edma); 244 245 ret = dma_async_device_register(&mcf_edma->dma_dev); 246 if (ret) { 247 dev_err(&pdev->dev, 248 "Can't register Freescale eDMA engine. (%d)\n", ret); 249 return ret; 250 } 251 252 /* Enable round robin arbitration */ 253 iowrite32(EDMA_CR_ERGA | EDMA_CR_ERCA, regs->cr); 254 255 return 0; 256 } 257
Hi Frank, kernel test robot noticed the following build warnings: [auto build test WARNING on vkoul-dmaengine/next] [also build test WARNING on linus/master v6.7-rc1 next-20231117] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Frank-Li/dmaengine-fsl-edma-involve-help-macro-fsl_edma_set-get-_tcd/20231117-062946 base: https://git.kernel.org/pub/scm/linux/kernel/git/vkoul/dmaengine.git next patch link: https://lore.kernel.org/r/20231116222743.2984776-4-Frank.Li%40nxp.com patch subject: [PATCH v2 3/5] dmaengine: mcf-edma: force type conversion for TCD pointer config: hexagon-randconfig-r121-20231119 (https://download.01.org/0day-ci/archive/20231120/202311200733.Dq7bx5cj-lkp@intel.com/config) compiler: clang version 17.0.0 (https://github.com/llvm/llvm-project.git 4a5ac14ee968ff0ad5d2cc1ffa0299048db4c88a) reproduce: (https://download.01.org/0day-ci/archive/20231120/202311200733.Dq7bx5cj-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot <lkp@intel.com> | Closes: https://lore.kernel.org/oe-kbuild-all/202311200733.Dq7bx5cj-lkp@intel.com/ sparse warnings: (new ones prefixed by >>) drivers/dma/mcf-edma-main.c:205:35: sparse: sparse: cast removes address space '__iomem' of expression >> drivers/dma/mcf-edma-main.c:205:35: sparse: sparse: incorrect type in argument 2 (different address spaces) @@ expected void [noderef] __iomem * @@ got restricted __le16 * @@ drivers/dma/mcf-edma-main.c:205:35: sparse: expected void [noderef] __iomem * drivers/dma/mcf-edma-main.c:205:35: sparse: got restricted __le16 * drivers/dma/mcf-edma-main.c: note: in included file (through include/linux/mmzone.h, include/linux/gfp.h, include/linux/umh.h, include/linux/kmod.h, ...): include/linux/page-flags.h:242:46: sparse: sparse: self-comparison always evaluates to false vim +205 drivers/dma/mcf-edma-main.c 152 153 static int mcf_edma_probe(struct platform_device *pdev) 154 { 155 struct mcf_edma_platform_data *pdata; 156 struct fsl_edma_engine *mcf_edma; 157 struct edma_regs *regs; 158 int ret, i, chans; 159 160 pdata = dev_get_platdata(&pdev->dev); 161 if (!pdata) { 162 dev_err(&pdev->dev, "no platform data supplied\n"); 163 return -EINVAL; 164 } 165 166 if (!pdata->dma_channels) { 167 dev_info(&pdev->dev, "setting default channel number to 64"); 168 chans = 64; 169 } else { 170 chans = pdata->dma_channels; 171 } 172 173 mcf_edma = devm_kzalloc(&pdev->dev, struct_size(mcf_edma, chans, chans), 174 GFP_KERNEL); 175 if (!mcf_edma) 176 return -ENOMEM; 177 178 mcf_edma->n_chans = chans; 179 180 /* Set up drvdata for ColdFire edma */ 181 mcf_edma->drvdata = &mcf_data; 182 mcf_edma->big_endian = 1; 183 184 mutex_init(&mcf_edma->fsl_edma_mutex); 185 186 mcf_edma->membase = devm_platform_ioremap_resource(pdev, 0); 187 if (IS_ERR(mcf_edma->membase)) 188 return PTR_ERR(mcf_edma->membase); 189 190 fsl_edma_setup_regs(mcf_edma); 191 regs = &mcf_edma->regs; 192 193 INIT_LIST_HEAD(&mcf_edma->dma_dev.channels); 194 for (i = 0; i < mcf_edma->n_chans; i++) { 195 struct fsl_edma_chan *mcf_chan = &mcf_edma->chans[i]; 196 197 mcf_chan->edma = mcf_edma; 198 mcf_chan->slave_id = i; 199 mcf_chan->idle = true; 200 mcf_chan->dma_dir = DMA_NONE; 201 mcf_chan->vchan.desc_free = fsl_edma_free_desc; 202 vchan_init(&mcf_chan->vchan, &mcf_edma->dma_dev); 203 mcf_chan->tcd = mcf_edma->membase + EDMA_TCD 204 + i * sizeof(struct fsl_edma_hw_tcd); > 205 iowrite32(0x0, &((struct fsl_edma_hw_tcd *)mcf_chan->tcd)->csr); 206 } 207 208 iowrite32(~0, regs->inth); 209 iowrite32(~0, regs->intl); 210 211 ret = mcf_edma->drvdata->setup_irq(pdev, mcf_edma); 212 if (ret) 213 return ret; 214 215 dma_cap_set(DMA_PRIVATE, mcf_edma->dma_dev.cap_mask); 216 dma_cap_set(DMA_SLAVE, mcf_edma->dma_dev.cap_mask); 217 dma_cap_set(DMA_CYCLIC, mcf_edma->dma_dev.cap_mask); 218 219 mcf_edma->dma_dev.dev = &pdev->dev; 220 mcf_edma->dma_dev.device_alloc_chan_resources = 221 fsl_edma_alloc_chan_resources; 222 mcf_edma->dma_dev.device_free_chan_resources = 223 fsl_edma_free_chan_resources; 224 mcf_edma->dma_dev.device_config = fsl_edma_slave_config; 225 mcf_edma->dma_dev.device_prep_dma_cyclic = 226 fsl_edma_prep_dma_cyclic; 227 mcf_edma->dma_dev.device_prep_slave_sg = fsl_edma_prep_slave_sg; 228 mcf_edma->dma_dev.device_tx_status = fsl_edma_tx_status; 229 mcf_edma->dma_dev.device_pause = fsl_edma_pause; 230 mcf_edma->dma_dev.device_resume = fsl_edma_resume; 231 mcf_edma->dma_dev.device_terminate_all = fsl_edma_terminate_all; 232 mcf_edma->dma_dev.device_issue_pending = fsl_edma_issue_pending; 233 234 mcf_edma->dma_dev.src_addr_widths = FSL_EDMA_BUSWIDTHS; 235 mcf_edma->dma_dev.dst_addr_widths = FSL_EDMA_BUSWIDTHS; 236 mcf_edma->dma_dev.directions = 237 BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV); 238 239 mcf_edma->dma_dev.filter.fn = mcf_edma_filter_fn; 240 mcf_edma->dma_dev.filter.map = pdata->slave_map; 241 mcf_edma->dma_dev.filter.mapcnt = pdata->slavecnt; 242 243 platform_set_drvdata(pdev, mcf_edma); 244 245 ret = dma_async_device_register(&mcf_edma->dma_dev); 246 if (ret) { 247 dev_err(&pdev->dev, 248 "Can't register Freescale eDMA engine. (%d)\n", ret); 249 return ret; 250 } 251 252 /* Enable round robin arbitration */ 253 iowrite32(EDMA_CR_ERGA | EDMA_CR_ERCA, regs->cr); 254 255 return 0; 256 } 257
diff --git a/drivers/dma/mcf-edma-main.c b/drivers/dma/mcf-edma-main.c index ab21455d9c3a4..204a0a7bdea35 100644 --- a/drivers/dma/mcf-edma-main.c +++ b/drivers/dma/mcf-edma-main.c @@ -202,7 +202,7 @@ static int mcf_edma_probe(struct platform_device *pdev) vchan_init(&mcf_chan->vchan, &mcf_edma->dma_dev); mcf_chan->tcd = mcf_edma->membase + EDMA_TCD + i * sizeof(struct fsl_edma_hw_tcd); - iowrite32(0x0, &mcf_chan->tcd->csr); + iowrite32(0x0, &((struct fsl_edma_hw_tcd *)mcf_chan->tcd)->csr); } iowrite32(~0, regs->inth);