Message ID | 20231105210044.70371-1-hunter.chasens18@ncf.edu |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:8f47:0:b0:403:3b70:6f57 with SMTP id j7csp2303038vqu; Sun, 5 Nov 2023 13:01:30 -0800 (PST) X-Google-Smtp-Source: AGHT+IFHObWUYItBgdY7j/rjhC6b0BXTmeG/RPi6KwmU+vpERInLqbNrcasoe3sHWyK6OVwUrDC3 X-Received: by 2002:a05:6808:1293:b0:3b0:daf8:954 with SMTP id a19-20020a056808129300b003b0daf80954mr37412788oiw.49.1699218090162; Sun, 05 Nov 2023 13:01:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1699218090; cv=none; d=google.com; s=arc-20160816; b=HR1HxEgc21bS3t9MD7UASGF674/lxOP9QpaoXU0DTx7+uZsPoX6Gsciq4wW1JEZPzk /6EP5XWzJ3NpDTmXP+XCYZCUwIhwP8pnyAKbZAMWI+DoZn/RtUNpywynauDYmzoBaMZE 5z0dqEQr0/4R8gDB9U2BLFaXoACqhWLWyhv3vX+aIiGi1RM2Kr9JXFezMLesjdPZxivO J6NQespiqhmnadaY0qtOer0AP2SWNXt+fQErv7SppNf5NbnkS31+SLZYdifKxpKVIT2R wWr1u8AGnLOsTML3EregsfixQevu3/uuRdkT6mESgO0EiaQVaGZ8wT4TKZJ7pHHSz7GI mzXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=IHNT0zTQnNcqPPjHsSZJukecZ6cg1UjZ8+XnwMd4fEU=; fh=nUWcPE9otGZs3lCH361RazO27jVStT1D5NZF7uKyYAg=; b=Ug1lWlbOsGo+a6d59+BSijSAAPWNO9VIhNNYBKBO21+/IkSES4GSUEP9IxKyxHuLN0 2+ayX/+GAe5FZeYAeenDoe9i5D4EHzZnThokghA8J3H1hIETV2EmM6jZX3UnNCE9M3gi j9wtxh2JIvWMDJ9LGVJriS6RznAZ4sEtURaNrOH599lh1RU3lvY9R7KDwldkZJIRtLoa N7F0SkwAp9PifZmm1cDMvfyTkIU/ZJkOvQe31H5Bt1XMPpQ9r737+LQBHSXvksvob94/ 6zJEReFF3HQhPLU+UOPc51Ki9KMdewU1cf8aZaoh5WJIW5ikUKqrGX5lAcfniILaDYi2 YijQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ncf.edu header.s=google header.b=LL8+sOjS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=ncf.edu Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id bh16-20020a056808181000b003ab29356cfcsi2754058oib.15.2023.11.05.13.01.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 05 Nov 2023 13:01:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@ncf.edu header.s=google header.b=LL8+sOjS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=ncf.edu Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id D335680C246C; Sun, 5 Nov 2023 13:01:28 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229451AbjKEVBR (ORCPT <rfc822;heyuhang3455@gmail.com> + 34 others); Sun, 5 Nov 2023 16:01:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41096 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229447AbjKEVBQ (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sun, 5 Nov 2023 16:01:16 -0500 Received: from mail-yw1-x1136.google.com (mail-yw1-x1136.google.com [IPv6:2607:f8b0:4864:20::1136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A1C90E0 for <linux-kernel@vger.kernel.org>; Sun, 5 Nov 2023 13:01:10 -0800 (PST) Received: by mail-yw1-x1136.google.com with SMTP id 00721157ae682-5b35579f475so44147667b3.3 for <linux-kernel@vger.kernel.org>; Sun, 05 Nov 2023 13:01:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ncf.edu; s=google; t=1699218069; x=1699822869; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=IHNT0zTQnNcqPPjHsSZJukecZ6cg1UjZ8+XnwMd4fEU=; b=LL8+sOjSE1BRmbaCr13g/tkaW+e2gmtffWTLcjWCrFdK/lSS4Oy2IYkP3FvnrwhAmU I2g9FjdzEarMHHHtVVl+evs2fmEXs5GCMavbtsOX9DiH7w218IsMkeWGZ4ctAsiv1Tcc jam3Nc67dQhuYIOQlekY/LhQgguwSK59OvxW0fUElnCVFun6knYnF/xcr1zx0qn7ri28 yLUW4343OXQAI+cp0rVzVKeBp1afg13+c7twMBS1KCVpE3VP38aJcN2j/2fhUEVrd+0D OTdXgLQluUe8vVC/tC614wD5PfW+eSKTILqs2IfMR7CUdpu3W1+VuX7Ss705bo+xS+PO BPdg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1699218069; x=1699822869; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=IHNT0zTQnNcqPPjHsSZJukecZ6cg1UjZ8+XnwMd4fEU=; b=xGo9jl8t1w51Wt+ybTEy3Iy5L2bO/NaVmYGm9R2xvTQHS7sKAEYvek+L30TXVBqdUL 1D1R4wwlSyHdA8lNhF9pSLtkyaiM7w2+GDAYwykFstUYsDfrRvEqjGHERDxaRvthZf8I 2qmXQAqkFXH7lA2hebIZX7wkq7BQOtI1uBNEs/jqJR/lQKUj9UuXUg17gSpmnp9FV29H LgDqun1CYZvCcXqgprigd/GerQ/5SjAGtgwMgW3Vd3of/z9KLsr8HwuvBtCZkSifyb7F QPPICX7rWlNDWB8DfyIiKegACreXsBIvzlP969rHv5H2ehvwpL/DH9ogdEs7yEwSkPh7 B/BA== X-Gm-Message-State: AOJu0Yx+D500bff3+1IzqI0b1Vk4HiwUwY1UXxdg4FX7dl3DK2GBz1zD rXzHOtTIS1xuRBrrRd8/pqggDzJmDo+DlUTwCErPudlScBEOstaH/7POqDWibzqJrSLR6I9s8ur x4w2cRXxzeCkL51Q7hf7juS568+fE8yVjgmXsuwnIQTLLMBjiT/yfJhjt1hrfeqnWV1ldH90qYM 5sAM0ryvRj/PIOsow= X-Received: by 2002:a81:9290:0:b0:5a7:aaac:2bce with SMTP id j138-20020a819290000000b005a7aaac2bcemr9344504ywg.35.1699218068977; Sun, 05 Nov 2023 13:01:08 -0800 (PST) Received: from localhost.localdomain ([2601:580:8201:d0::7d3d]) by smtp.gmail.com with ESMTPSA id fc10-20020a05690c314a00b005afa4b9b049sm3486658ywb.42.2023.11.05.13.01.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 05 Nov 2023 13:01:08 -0800 (PST) From: Hunter Chasens <hunter.chasens18@ncf.edu> To: linux-kernel@vger.kernel.org Cc: linux-doc@vger.kernel.org, dri-devel@lists.freedesktop.org, amd-gfx@lists.freedesktop.org, daniel@ffwll.ch, airlied@gmail.com, Xinhui.Pan@amd.com, christian.koenig@amd.com, alexander.deucher@amd.com, evan.quan@amd.com, Hunter Chasens <hunter.chasens18@ncf.edu> Subject: [PATCH v1] drm: amd: Resolve Sphinx unexpected indentation warning Date: Sun, 5 Nov 2023 16:00:44 -0500 Message-Id: <20231105210044.70371-1-hunter.chasens18@ncf.edu> X-Mailer: git-send-email 2.39.3 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Sun, 05 Nov 2023 13:01:28 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1781759308292671560 X-GMAIL-MSGID: 1781759308292671560 |
Series |
[v1] drm: amd: Resolve Sphinx unexpected indentation warning
|
|
Commit Message
Hunter Chasens
Nov. 5, 2023, 9 p.m. UTC
Resolves Sphinx unexpected indentation warning when compiling
documentation (e.g. `make htmldocs`). Replaces tabs with spaces and adds
a literal block to keep vertical formatting of the
example power state list.
Signed-off-by: Hunter Chasens <hunter.chasens18@ncf.edu>
---
drivers/gpu/drm/amd/pm/amdgpu_pm.c | 13 ++++++++-----
1 file changed, 8 insertions(+), 5 deletions(-)
Comments
On Sun, Nov 05, 2023 at 04:00:44PM -0500, Hunter Chasens wrote: > diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c > index 517b9fb4624c..703fe2542258 100644 > --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c > +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c > @@ -990,11 +990,14 @@ static ssize_t amdgpu_get_pp_features(struct device *dev, > * the power state and the clock information for those levels. If deep sleep is > * applied to a clock, the level will be denoted by a special level 'S:' > * E.g., > - * S: 19Mhz * > - * 0: 615Mhz > - * 1: 800Mhz > - * 2: 888Mhz > - * 3: 1000Mhz > + * > + * :: > + * > + * S: 19Mhz * > + * 0: 615Mhz > + * 1: 800Mhz > + * 2: 888Mhz > + * 3: 1000Mhz > * > * > * To manually adjust these states, first select manual using LGTM, thanks! Fixes: 615585d09b33 ("Documentation/amdgpu: Modify pp_dpm_*clk details") Reviewed-by: Bagas Sanjaya <bagasdotme@gmail.com>
On 11/5/23 21:15, Bagas Sanjaya wrote: > On Sun, Nov 05, 2023 at 04:00:44PM -0500, Hunter Chasens wrote: >> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c >> index 517b9fb4624c..703fe2542258 100644 >> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c >> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c >> @@ -990,11 +990,14 @@ static ssize_t amdgpu_get_pp_features(struct device *dev, >> * the power state and the clock information for those levels. If deep sleep is >> * applied to a clock, the level will be denoted by a special level 'S:' >> * E.g., >> - * S: 19Mhz * >> - * 0: 615Mhz >> - * 1: 800Mhz >> - * 2: 888Mhz >> - * 3: 1000Mhz >> + * >> + * :: >> + * >> + * S: 19Mhz * >> + * 0: 615Mhz >> + * 1: 800Mhz >> + * 2: 888Mhz >> + * 3: 1000Mhz >> * >> * >> * To manually adjust these states, first select manual using > > LGTM, thanks! > > Fixes: 615585d09b33 ("Documentation/amdgpu: Modify pp_dpm_*clk details") > Reviewed-by: Bagas Sanjaya <bagasdotme@gmail.com> > but can it be done without being so obvious about using Sphinx (or is it ReST?) in source files? e.g.: (not tested) * E.g.: * * S: 19Mhz * * * 0: 615Mhz * * 1: 800Mhz * * 2: 888Mhz * * 3: 1000Mhz This is what I have seen done in quite a few source files. Oh well, lots of files are already infected, so WTH. :(
On Sun, Nov 05, 2023 at 09:26:26PM -0800, Randy Dunlap wrote: > > > On 11/5/23 21:15, Bagas Sanjaya wrote: > > On Sun, Nov 05, 2023 at 04:00:44PM -0500, Hunter Chasens wrote: > >> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c > >> index 517b9fb4624c..703fe2542258 100644 > >> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c > >> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c > >> @@ -990,11 +990,14 @@ static ssize_t amdgpu_get_pp_features(struct device *dev, > >> * the power state and the clock information for those levels. If deep sleep is > >> * applied to a clock, the level will be denoted by a special level 'S:' > >> * E.g., > >> - * S: 19Mhz * > >> - * 0: 615Mhz > >> - * 1: 800Mhz > >> - * 2: 888Mhz > >> - * 3: 1000Mhz > >> + * > >> + * :: > >> + * > >> + * S: 19Mhz * > >> + * 0: 615Mhz > >> + * 1: 800Mhz > >> + * 2: 888Mhz > >> + * 3: 1000Mhz > >> * > >> * > >> * To manually adjust these states, first select manual using > > > > LGTM, thanks! > > > > Fixes: 615585d09b33 ("Documentation/amdgpu: Modify pp_dpm_*clk details") > > Reviewed-by: Bagas Sanjaya <bagasdotme@gmail.com> > > > > but can it be done without being so obvious about using Sphinx (or is it ReST?) > in source files? Yes, the comment is included in Documentation/gpu/amdgpu/thermal.rst, so reST syntax applies there.
On Mon, 06 Nov 2023, Bagas Sanjaya <bagasdotme@gmail.com> wrote: > On Sun, Nov 05, 2023 at 09:26:26PM -0800, Randy Dunlap wrote: >> >> >> On 11/5/23 21:15, Bagas Sanjaya wrote: >> > On Sun, Nov 05, 2023 at 04:00:44PM -0500, Hunter Chasens wrote: >> >> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c >> >> index 517b9fb4624c..703fe2542258 100644 >> >> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c >> >> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c >> >> @@ -990,11 +990,14 @@ static ssize_t amdgpu_get_pp_features(struct device *dev, >> >> * the power state and the clock information for those levels. If deep sleep is >> >> * applied to a clock, the level will be denoted by a special level 'S:' >> >> * E.g., >> >> - * S: 19Mhz * >> >> - * 0: 615Mhz >> >> - * 1: 800Mhz >> >> - * 2: 888Mhz >> >> - * 3: 1000Mhz >> >> + * >> >> + * :: The literal block marker :: could be added at the end of the preceding paragraph, so it doesn't stand out so much. See [1]. BR, Jani. [1] https://www.sphinx-doc.org/en/master/usage/restructuredtext/basics.html#literal-blocks >> >> + * >> >> + * S: 19Mhz * >> >> + * 0: 615Mhz >> >> + * 1: 800Mhz >> >> + * 2: 888Mhz >> >> + * 3: 1000Mhz >> >> * >> >> * >> >> * To manually adjust these states, first select manual using >> > >> > LGTM, thanks! >> > >> > Fixes: 615585d09b33 ("Documentation/amdgpu: Modify pp_dpm_*clk details") >> > Reviewed-by: Bagas Sanjaya <bagasdotme@gmail.com> >> > >> >> but can it be done without being so obvious about using Sphinx (or is it ReST?) >> in source files? > > Yes, the comment is included in Documentation/gpu/amdgpu/thermal.rst, so reST > syntax applies there.
On 11/6/2023 2:30 AM, Hunter Chasens wrote: > Resolves Sphinx unexpected indentation warning when compiling > documentation (e.g. `make htmldocs`). Replaces tabs with spaces and adds > a literal block to keep vertical formatting of the > example power state list. > > Signed-off-by: Hunter Chasens <hunter.chasens18@ncf.edu> Thanks! Reviewed-by: Lijo Lazar <lijo.lazar@amd.com> > --- > drivers/gpu/drm/amd/pm/amdgpu_pm.c | 13 ++++++++----- > 1 file changed, 8 insertions(+), 5 deletions(-) > > diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c > index 517b9fb4624c..703fe2542258 100644 > --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c > +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c > @@ -990,11 +990,14 @@ static ssize_t amdgpu_get_pp_features(struct device *dev, > * the power state and the clock information for those levels. If deep sleep is > * applied to a clock, the level will be denoted by a special level 'S:' > * E.g., > - * S: 19Mhz * > - * 0: 615Mhz > - * 1: 800Mhz > - * 2: 888Mhz > - * 3: 1000Mhz > + * > + * :: > + * > + * S: 19Mhz * > + * 0: 615Mhz > + * 1: 800Mhz > + * 2: 888Mhz > + * 3: 1000Mhz > * > * > * To manually adjust these states, first select manual using
First, apologies to Jani Nikula. I accedently top posted on the other thread. My email client is giving me a hard time. The following works and, if everyone agrees, I'll send out a v2. * E.g.:: * * S: 19Mhz * * 0: 615Mhz * 1: 800Mhz * 2: 888Mhz * 3: 1000Mhz
On 11/6/23 11:06, Hunter Chasens wrote: > First, apologies to Jani Nikula. I accedently top posted on the other thread. > My email client is giving me a hard time. The following works and, if > everyone agrees, I'll send out a v2. > > * E.g.:: > * > * S: 19Mhz * > * 0: 615Mhz > * 1: 800Mhz > * 2: 888Mhz > * 3: 1000Mhz Please do. Thanks.
diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c index 517b9fb4624c..703fe2542258 100644 --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c @@ -990,11 +990,14 @@ static ssize_t amdgpu_get_pp_features(struct device *dev, * the power state and the clock information for those levels. If deep sleep is * applied to a clock, the level will be denoted by a special level 'S:' * E.g., - * S: 19Mhz * - * 0: 615Mhz - * 1: 800Mhz - * 2: 888Mhz - * 3: 1000Mhz + * + * :: + * + * S: 19Mhz * + * 0: 615Mhz + * 1: 800Mhz + * 2: 888Mhz + * 3: 1000Mhz * * * To manually adjust these states, first select manual using