Message ID | e9285b4377242e4d888391be987cbb99caf8c573.1698353854.git.oleksii_moisieiev@epam.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:d641:0:b0:403:3b70:6f57 with SMTP id cy1csp398509vqb; Thu, 26 Oct 2023 23:28:52 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGcFcY3CC9MC3GvedBa/3tPtiaPEBl7X28CQRwMuGtsFHlr7xHbC/Hsw7SmgGnGt938/ks+ X-Received: by 2002:a05:6830:3149:b0:6c4:be02:635f with SMTP id c9-20020a056830314900b006c4be02635fmr1914736ots.5.1698388132408; Thu, 26 Oct 2023 23:28:52 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1698388132; cv=pass; d=google.com; s=arc-20160816; b=Lhwe4xrnhIwMwh1nluzTLFnUKYSz9cq1iyqK+CNhtJU2xOXJxgj2Rv1ltOLgFkEocs cUHrC9pASn7Pxwn7yCbxzMhYl3aZauzL55FVHLjCjbBV5yR2JnDFktpv3GEkqdrINeJ2 rfP7qQ7KNc/ZJ7zMRJ9CQiI7PgWgqFSYwiaE2VxcEWa9e9GBbB+sc0qY7T4Jd4LJaLWv tM5yPo+sr57EXTAYq3Jy0/uNZt4/+9PacfOYmPnftn3CZq5vNaOF4CUL1VnsquaGDyZS BWejzMC0SXcFaePltUn5Pz8hM6Z7e4h0oidDfStZieqvChx0AxjtpsE2+ioE/hQa47/u S/XQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding :content-language:accept-language:in-reply-to:references:message-id :date:thread-index:thread-topic:subject:cc:to:from:dkim-signature; bh=sqS/pUjPpEVLV51qYi6Phg2ZHA1nXvh5Cg65k9pOJy8=; fh=32Hlv+kMDXFb0ARMLWJ/tLAIo/czg3zsjRzHDHJ8aCQ=; b=F5hs9wSx7fQy15BmJ5Qz9UCY9Z+gpu6YFJkNuRAoAvPJY+eKvWiS48WMgZpAfQH70A leNkGXQilgYsmP06z2RlAk+A02rPR0iZdYhqQ4kLs3BqqktHu2HOIyPkYREDeGFvOJal vBGhiMq59dx61R3X/uo800lILipG0JCFpHvLNqbFSBO3CIZCdHlEWKahzxeVhBK6mt8n p8Pqz0z07MdINJ5bGfnAuC/kS4qLTqFzpSumNnZnm5E1I1NlKjflHtTX9of07uAwO39Q drxRHRVTGOzaiGh4tm/wTu+2nJBtZZQPJKfPF+0yL3eqyVYjHEPBYqOfB/fM8a9dnGk2 3Hpw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@epam.com header.s=selector2 header.b=W3KhZCyq; arc=pass (i=1 spf=pass spfdomain=epam.com dkim=pass dkdomain=epam.com dmarc=pass fromdomain=epam.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=epam.com Received: from snail.vger.email (snail.vger.email. [2620:137:e000::3:7]) by mx.google.com with ESMTPS id r132-20020a815d8a000000b005ae744b1694si1394591ywb.235.2023.10.26.23.28.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Oct 2023 23:28:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7; Authentication-Results: mx.google.com; dkim=pass header.i=@epam.com header.s=selector2 header.b=W3KhZCyq; arc=pass (i=1 spf=pass spfdomain=epam.com dkim=pass dkdomain=epam.com dmarc=pass fromdomain=epam.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=epam.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id E00178282A37; Thu, 26 Oct 2023 23:28:50 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234964AbjJ0G2m (ORCPT <rfc822;aposhian.dev@gmail.com> + 26 others); Fri, 27 Oct 2023 02:28:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35270 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234917AbjJ0G2h (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 27 Oct 2023 02:28:37 -0400 Received: from mx0b-0039f301.pphosted.com (mx0b-0039f301.pphosted.com [148.163.137.242]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EAC1E1B3; Thu, 26 Oct 2023 23:28:34 -0700 (PDT) Received: from pps.filterd (m0174681.ppops.net [127.0.0.1]) by mx0b-0039f301.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 39QL6OQR007652; Fri, 27 Oct 2023 06:28:17 GMT Received: from eur04-he1-obe.outbound.protection.outlook.com (mail-he1eur04lp2050.outbound.protection.outlook.com [104.47.13.50]) by mx0b-0039f301.pphosted.com (PPS) with ESMTPS id 3tywqm92ds-3 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Oct 2023 06:28:17 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=CTZtOfn/K3Upb3PyYNhM+r/1fErsyufRwBZWpXiu1Uw12rDkVJ1VjwJzse0213UpPuvnUrS79QTUt8Bg4/vsZHwCJ/B6ztLvcQhq6v4LtFJNCM4OrPPAelWMaR64H36wkpefusO66Eito5K5D8XEu2lIh2cWCwBlxasYOJQkiObbFxNalLf41sfyMyiO/tUfUGfrlEATyghIO3pAyLROesw1tsTvXX8PT5fcPSgB6YNrFGECgeZO/JjkE8HVvbbls0OPOwckeKcktANvHnVk5EH4XaLMTPaadN3Fr2bZ0T/sCcLfkQBZt4/1RWKt0TOGUcttJjBA3T9iHFLWrehbsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sqS/pUjPpEVLV51qYi6Phg2ZHA1nXvh5Cg65k9pOJy8=; b=UT3IV1iA9ylzq+V7AHEV8X9qfDrNvDi3sgUJ0kxUKQoK4vPqUMe9AwwuXneWl2CXJ2a/4WZUqAo5/hbzLGXp77U71+eW9NFvjFUzd3MOyiUxSoIxLcHWU1GUpiuUF3ZMBW/KtxIWcMcxbxaKl7w+GOgadPXB8dd5NNRMdg+UEUPVPKZ0gbmmnm2D94NXzU+azgFxvDN8TNGjf77j4HCkfqWBxUWeCcd1QTvF41IskJjwGapajokspRFyIhSO8oJBq/5TkMw12WWZdAQ2EZ8IbvfZ0WyzQma5flLOGRtmEW1GOzzsbrxMzcm61K4HeK2X1WMNVjwtSoh5D2Zq56uBmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=epam.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sqS/pUjPpEVLV51qYi6Phg2ZHA1nXvh5Cg65k9pOJy8=; b=W3KhZCyquzzTHy/VRPnP+9MFM7HDHpBz+Z7nFQjh6jcHwWh65mzYSq2rC93A30K48Gz8wofwCjVVcg72wkJZ5dfbo00LLiPwz/s6f2HD3yJkU23iGxzjcPup8V3oWKuMOwJLZ7DPcEVHAN6Sf3juwzIoubyysEWzIIM1bxJ/HYiSxI9U1der9Dz1Q+x7qXq6/5KKy/+Qzx4aHq0P6nVEX0LvIIM9eVyV6wFpKVWXzEhZts2+rVp3BgcqqoWlHWjCvUqe+27gCyPwDL42v+hR2fLiL6H0nAxshcEv9oqbpf/FKjmfcOPDxAEVnNuycjjNmgT5oxx9qjtugbZLKir6wg== Received: from PA4PR03MB7136.eurprd03.prod.outlook.com (2603:10a6:102:ea::23) by GV2PR03MB8876.eurprd03.prod.outlook.com (2603:10a6:150:c0::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.23; Fri, 27 Oct 2023 06:28:11 +0000 Received: from PA4PR03MB7136.eurprd03.prod.outlook.com ([fe80::2211:9053:228e:4e40]) by PA4PR03MB7136.eurprd03.prod.outlook.com ([fe80::2211:9053:228e:4e40%3]) with mapi id 15.20.6933.022; Fri, 27 Oct 2023 06:28:11 +0000 From: Oleksii Moisieiev <Oleksii_Moisieiev@epam.com> To: "sudeep.holla@arm.com" <sudeep.holla@arm.com> CC: Oleksii Moisieiev <Oleksii_Moisieiev@epam.com>, Cristian Marussi <cristian.marussi@arm.com>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Linus Walleij <linus.walleij@linaro.org>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org> Subject: [RFC v5 5/5] dt-bindings: firmware: arm,scmi: Add support for pinctrl protocol Thread-Topic: [RFC v5 5/5] dt-bindings: firmware: arm,scmi: Add support for pinctrl protocol Thread-Index: AQHaCJ7CNWHZc0R0IUas1KWQRTDeQw== Date: Fri, 27 Oct 2023 06:28:11 +0000 Message-ID: <e9285b4377242e4d888391be987cbb99caf8c573.1698353854.git.oleksii_moisieiev@epam.com> References: <cover.1698353854.git.oleksii_moisieiev@epam.com> In-Reply-To: <cover.1698353854.git.oleksii_moisieiev@epam.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: PA4PR03MB7136:EE_|GV2PR03MB8876:EE_ x-ms-office365-filtering-correlation-id: 577086e1-406b-4be6-5fcd-08dbd6b5e490 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: fzszHZeY9DfXxv03C4j84o1yiU5+1kLXRdEq8dJfnWL4p9Obfs9fB69PdJmBgck1wMEt64Wl0IETodU+ZRjG1NWo0K8wRM4Nfw0b2n3iYWVVRBl96I+oKpJVuiwQ8RxR+N7vC11A3zs2cq+OYvyQ4MYBF7sO86QI6ql9LMPVy8R67vzGgKMpP2CmeEF8kHECRSNeMTfd6nG3t9ovZKSElrHCk0kR0p+ovJUA0H+q68M8WTX/cthgxxSbNIcVN/ey2YnX2iXvY3B3ZopfaG1TcQX8jq6nlBV0fjTiaBV9kuDD79U829G1XM6NqhQtJ/lQpqAEfPduER2l2msI9kFniRPmMEI5qACRZkZO8SOIpROdOW1RMEehnrW7smutDjBvWVT5gpeRWRsFlkqy9zb8mySUtP/ECZHFNLDf7rR92gRRVAZt0PmaPar1ZbnYWuDj1JquBeZUVDvd84tXOA2to91+ZrKnUbg8fnq6Cce8SKtitB9nUsiR4qUDZCl1jKRte42ig2pXrhKYxiF2IhllubvROhNNq5X1R39dvpj20F5w0NZ64QkUSU+AQknQ5QB8BEKrnfWsnriPx+GFX5liDcmGdNw9PYmcvExvLudzngch8ezCrVLZHdxGbyvdc2FA x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PA4PR03MB7136.eurprd03.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(39860400002)(136003)(376002)(396003)(346002)(366004)(230922051799003)(64100799003)(451199024)(1800799009)(186009)(2906002)(478600001)(6486002)(36756003)(86362001)(8936002)(7416002)(4326008)(8676002)(26005)(5660300002)(38070700009)(41300700001)(2616005)(66476007)(66556008)(66446008)(64756008)(66946007)(54906003)(91956017)(6916009)(316002)(76116006)(38100700002)(6512007)(122000001)(71200400001)(6506007);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?iso-8859-1?q?OsK5GtJvzI9Tst3cplm2SQE?= =?iso-8859-1?q?LgmbgkjgVuDONXkOYutPvFHC8/MllV5JIFD4vPH8mYI9iFhEdUhrKAFFgKdX?= =?iso-8859-1?q?9Uk4p5Q/B32yeqfREjzosixyvv6jfEFg3gqmo2MJ1BD6nG/SvIG3HMOheCsB?= =?iso-8859-1?q?6HK5dXr3Nhkw8nG/i/HBtz4Xooas95douDMn3jfNXvn29QKN64BUjWzquI5n?= =?iso-8859-1?q?i/E7T2zEg3aHkzf0Nh9Qtsbknx/RVLTYxTHYLp6zJqJYzSO6IZhRhlgGOsLB?= =?iso-8859-1?q?YBpPwzCWLhHgvSNQTl/X2dLaLn1DbtxcAk5Oqiw2pulOFj/cUsMAt2OCanLt?= =?iso-8859-1?q?B0cldaFColN4TmWvGcLsr0X+quvgEwBYO4Ks4BQwgYR1VmnXeT7VjGV/SaqZ?= =?iso-8859-1?q?IhOICmqXjGYN0sFqDl6+pXp9OJs3YXncHbuavew1snxY4FJDmO4e4S5PC49A?= =?iso-8859-1?q?JPD3MNM+l+m+JA8O7ivJK7LF09c5Pbrn8bQ7KVEFwjxx2KEC0cpNoiZQRvMu?= =?iso-8859-1?q?vz341Vpp8yHcNBzd55OO+K0U8Tzh1GQO7npKvSj7VdwTXBF82JthaQ5x7Ar6?= =?iso-8859-1?q?QcTMtcAr4AfgUS8inEiUQe11QNH+MbcOKkKenvnl4ZsN2lmARt/zdKs/Fsmp?= =?iso-8859-1?q?hv7HannLOHJCiZD0tT2bbdD3Vg7CXZhDu9zPPJmpDlOGrgyrs731acTbP+p6?= =?iso-8859-1?q?RkNC63pfMjiu9H5JUKEXK+G1xqsQGFuPO5gcS0MLEAvj9gxIhT/GEBH6Z2sr?= =?iso-8859-1?q?IcDtQW8Zj59Tf4D5VWd6A0euSZrc5ynX6U6B55lIeGSvmLPPFKRNfkBxz03h?= =?iso-8859-1?q?1pHZXQ26u6TEtbPnQdlOJ1xdEZxYOiaPDxItpo1cJKrk5sul++SNKhFc9SLY?= =?iso-8859-1?q?OKa6ijMFiIRqYezKbpFnhjg9SFdwRe+bVFCfjT/BR0RDU0dAt4kNtn1q1J6T?= =?iso-8859-1?q?XpHLjGFub/YwCbk2Auvxaz+JarlcVqVtlCTG/bxHdnASnqIsxII0OarCrf3h?= =?iso-8859-1?q?BkHA/xyASAXtr8v9ZJQabU9F5h9QUij6lK79TfncHTxAUiwNzk1dxyTjeoUe?= =?iso-8859-1?q?rwzV8uKI1wGIDwhPVpHu05CGlYneKB961mDl1zeQM3JuEWDHQXpcPYdiistR?= =?iso-8859-1?q?RBaJ+ls9+8QPuc15yyZS7JjsmsXkjpHUzUH0QbGHJJkoJhg8W7K0Isc+GzuM?= =?iso-8859-1?q?lt09teoFxVenzifemma7hG8m8GLU+Dyj6PGDR4UjgTFXe/UHXW3/ChHSuiTF?= =?iso-8859-1?q?Buf1oWx9GVSln+UYhEtsSf2ptSn/Iqno61DFJC4+p50YeIEqtZ9Piv+sqwEa?= =?iso-8859-1?q?D0sXt/o3QTOc05lmlKDLYYYtBmOgVjcieNU4pxASqxilcq23PHfK86eOadJl?= =?iso-8859-1?q?x+ZETsDnyNbKewcakcsJn+7qP7UdjqKXySuYY0a/MiVEpnc5wod5hcabTpiL?= =?iso-8859-1?q?DiEY84hLGwArQvxskjPY4pk7zmIJiDIbMBXFPnN2qyekDywh+XPwI8iWxWls?= =?iso-8859-1?q?T1zP3xtChw0l1Bqp5kPdEg5nynNv5uo8vLvAMjc6ed6UDs5gvClziizoVU3E?= =?iso-8859-1?q?MtmKj5PMslzK/iNFTbjtY/HM1lwfLLOVZJUUi1lBkqAlRDkTn7dPGZ74lfRK?= =?iso-8859-1?q?6STvCkbQ6IiexUEgga5ktyyXnatJJ7G4xq/b7Ag=3D=3D?= Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: epam.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PA4PR03MB7136.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 577086e1-406b-4be6-5fcd-08dbd6b5e490 X-MS-Exchange-CrossTenant-originalarrivaltime: 27 Oct 2023 06:28:11.4209 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: b41b72d0-4e9f-4c26-8a69-f949f367c91d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: vAS49Q2enD6bhHMgDQqMMucAV9f1DhwFhgKls24Oa4dUUU9/lqtLPD+2otb8Tljd9lOS4uRes5CJFm6w6lBZXoPc9jtWbM3Np12zDH0kORc= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR03MB8876 X-Proofpoint-ORIG-GUID: SfDDq3WxAfKPn_Qc-AP54mvIQ2SEanoS X-Proofpoint-GUID: SfDDq3WxAfKPn_Qc-AP54mvIQ2SEanoS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-10-27_03,2023-10-26_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 malwarescore=0 suspectscore=0 bulkscore=0 adultscore=0 impostorscore=0 mlxlogscore=999 phishscore=0 spamscore=0 priorityscore=1501 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2310240000 definitions=main-2310270057 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Thu, 26 Oct 2023 23:28:50 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1780889034284825855 X-GMAIL-MSGID: 1780889034284825855 |
Series |
firmware: arm_scmi: Add SCMI v3.2 pincontrol protocol basic support
|
|
Commit Message
Oleksii Moisieiev
Oct. 27, 2023, 6:28 a.m. UTC
Add new SCMI v3.2 pinctrl protocol bindings definitions and example.
Signed-off-by: Oleksii Moisieiev <oleksii_moisieiev@epam.com>
---
Changes v3 -> v4
- reworked protocol@19 format
---
.../bindings/firmware/arm,scmi.yaml | 53 +++++++++++++++++++
1 file changed, 53 insertions(+)
Comments
On 27/10/2023 08:28, Oleksii Moisieiev wrote: > Add new SCMI v3.2 pinctrl protocol bindings definitions and example. > > Signed-off-by: Oleksii Moisieiev <oleksii_moisieiev@epam.com> > > --- > Changes v3 -> v4 > - reworked protocol@19 format > --- > .../bindings/firmware/arm,scmi.yaml | 53 +++++++++++++++++++ > 1 file changed, 53 insertions(+) > > diff --git a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml > index 5824c43e9893..5318fe72354e 100644 > --- a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml > +++ b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml > @@ -233,6 +233,39 @@ properties: > reg: > const: 0x18 > > + protocol@19: > + type: object > + allOf: > + - $ref: "#/$defs/protocol-node" > + - $ref: "../pinctrl/pinctrl.yaml" This is a friendly reminder during the review process. It seems my previous comments were not fully addressed. Maybe my feedback got lost between the quotes, maybe you just forgot to apply it. Please go back to the previous discussion and either implement all requested changes or keep discussing them. Thank you. It does not look like you tested the bindings, at least after quick look. Please run `make dt_binding_check` (see Documentation/devicetree/bindings/writing-schema.rst for instructions). Maybe you need to update your dtschema and yamllint. Best regards, Krzysztof
On Fri, 27 Oct 2023 06:28:11 +0000, Oleksii Moisieiev wrote: > Add new SCMI v3.2 pinctrl protocol bindings definitions and example. > > Signed-off-by: Oleksii Moisieiev <oleksii_moisieiev@epam.com> > > --- > Changes v3 -> v4 > - reworked protocol@19 format > --- > .../bindings/firmware/arm,scmi.yaml | 53 +++++++++++++++++++ > 1 file changed, 53 insertions(+) > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: ./Documentation/devicetree/bindings/firmware/arm,scmi.yaml:244:15: [error] string value is redundantly quoted with any quotes (quoted-strings) ./Documentation/devicetree/bindings/firmware/arm,scmi.yaml:258:19: [error] string value is redundantly quoted with any quotes (quoted-strings) ./Documentation/devicetree/bindings/firmware/arm,scmi.yaml:259:19: [error] string value is redundantly quoted with any quotes (quoted-strings) dtschema/dtc warnings/errors: doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/e9285b4377242e4d888391be987cbb99caf8c573.1698353854.git.oleksii_moisieiev@epam.com The base for the series is generally the latest rc1. A different dependency should be noted in *this* patch. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit after running the above command yourself. Note that DT_SCHEMA_FILES can be set to your schema file to speed up checking your schema. However, it must be unset to test all examples with your schema.
On 27.10.23 11:56, Krzysztof Kozlowski wrote: > On 27/10/2023 08:28, Oleksii Moisieiev wrote: >> Add new SCMI v3.2 pinctrl protocol bindings definitions and example. >> >> Signed-off-by: Oleksii Moisieiev <oleksii_moisieiev@epam.com> >> >> --- >> Changes v3 -> v4 >> - reworked protocol@19 format >> --- >> .../bindings/firmware/arm,scmi.yaml | 53 +++++++++++++++++++ >> 1 file changed, 53 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml >> index 5824c43e9893..5318fe72354e 100644 >> --- a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml >> +++ b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml >> @@ -233,6 +233,39 @@ properties: >> reg: >> const: 0x18 >> >> + protocol@19: >> + type: object >> + allOf: >> + - $ref: "#/$defs/protocol-node" >> + - $ref: "../pinctrl/pinctrl.yaml" > > This is a friendly reminder during the review process. > > It seems my previous comments were not fully addressed. Maybe my > feedback got lost between the quotes, maybe you just forgot to apply it. > Please go back to the previous discussion and either implement all > requested changes or keep discussing them. > > Thank you. Hi Krzysztof, I'm sorry for the inconvenience. The intention behind sharing this RFC was to initiate the review process for the changes I've been making to the pinctrl driver, aligning it with the updates in the DEN0056E beta2 document. I am still actively working on these changes, and I fully intend to address and resolve the binding issues and all previously mentioned comments in the final v5 patch series. Best regards, Oleksii. > > It does not look like you tested the bindings, at least after quick > look. Please run `make dt_binding_check` (see > Documentation/devicetree/bindings/writing-schema.rst for instructions). > Maybe you need to update your dtschema and yamllint. > > > Best regards, > Krzysztof >
On Fri, Oct 27, 2023 at 8:28 AM Oleksii Moisieiev <Oleksii_Moisieiev@epam.com> wrote: > + keys_pins: keys-pins { > + pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; > + bias-pull-up; > + }; This is kind of interesting and relates to my question about naming groups and functions of GPIO pins. Here we see four pins suspiciously named "GP_*" which I read as "generic purpose" and they are not muxed to *any* function, yes pulled up. I would have expected something like: keys_pins: keys-pins { groups = "GP_5_17_grp", "GP_5_20_grp", "GP_5_22_grp", "GP_2_1_grp"; function = "gpio"; pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; bias-pull-up; }; I hope this illustrates what I see as a problem in not designing in GPIO as an explicit function, I get the impression that these pins are GPIO because it is hardware default. Yours, Linus Walleij
Hi Arm folks, Do you have any comment? I expect that you have had some assumption when you defined SCMI pinctrl protocol specification. On Mon, Nov 06, 2023 at 02:12:36PM +0100, Linus Walleij wrote: > On Fri, Oct 27, 2023 at 8:28???AM Oleksii Moisieiev > <Oleksii_Moisieiev@epam.com> wrote: > > > + keys_pins: keys-pins { > > + pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; > > + bias-pull-up; > > + }; > > This is kind of interesting and relates to my question about naming groups and > functions of GPIO pins. > > Here we see four pins suspiciously named "GP_*" which I read as > "generic purpose" > and they are not muxed to *any* function, yes pulled up. > > I would have expected something like: > > keys_pins: keys-pins { > groups = "GP_5_17_grp", "GP_5_20_grp", "GP_5_22_grp", "GP_2_1_grp"; > function = "gpio"; > pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; > bias-pull-up; > }; > > I hope this illustrates what I see as a problem in not designing in > GPIO as an explicit > function, I get the impression that these pins are GPIO because it is hardware > default. If you want to stick to "explicit", we may rather introduce a pre-defined sub-node name, "gpio", in a device tree binding, i.e. protocol@19 { // pinctrl protocol ... // other pinmux nodes scmi_gpio: gpio { // "gpio" is a fixed name keys-pins { pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; bias-pull-up; // possibly input or output }; input-pins { groups = "some group"; // any name input-mode; } output-pins { pins = "foo1", "foo2"; // any name output-mode; } } } It would indicate that all the succeeding nodes are for gpio definitions and *virtual* gpio pin numbers will be assigned in the order of appearances in "gpio" node. Then a client driver may refer to a gpio pin (say, GP_2_1?) like in the current manner: foo_device { ... reset-gpios = <&scmi_gpio 3 ...>; } -Takahiro Akashi > > Yours, > Linus Walleij
On Fri, Nov 10, 2023 at 09:58:39AM +0900, Takahiro Akashi wrote: > Hi Arm folks, > > Do you have any comment? > I expect that you have had some assumption when you defined > SCMI pinctrl protocol specification. > [CC Souvik] @Souvik for context see: https://lore.kernel.org/all/CACRpkdZ4GborirSpa3GK_PwMgCvY0ePEmZO+CwnLcP6nAdieow@mail.gmail.com/ Hi, I am not sure what is the full story here, BUT the spec was mainly aimed at supporting PINCTRL in SCMI with the idea to then, later on, base GPIO on top of it, "easily" building on the PINCTRL spec features in the future with a separate series from the one Oleksii is working on...but it like seems the future is already here and maybe we have discovered something to be clarified... Souvik/Oleksii can tell you better what were (if any) further assumptions related to GPIO on top on SCMI/PINCTRL, but the aim of this series was always to be just the basic Generic Pinctrl support when dealing with an SCMI server backend. Regarding the current Pinctrl series by Oleksii, I would also notice that, indeed, some "non-spec-dictated" naming assumptions are ALREADY present somehow, because, currently, the spec and the pinctrl SCMI protocol layer speak/refer about pins/groups/functions, as usual, only in terms of numeric identifiers/IDs (with an associated name of course), while the pinctrl driver (thanks to the Linux pictrl subsystem layer) describes and refers anything in the DT in terms of names: so all of this really works only because the names used in the DT happen to match the names reported by the backend server. My test DT uses just what Oleksii exemplified in the cover letter: pinctrl_i2c2: i2c2 { groups = "i2c2_a", "i2c2_b"; function = "i2c2"; }; pinctrl_mdio: pins_mdio { groups = "avb_mdio"; drive-strength = <24>; }; keys_pins: keys { pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; bias-pull-up; }; with a dummmy test driver referring to it, so as to trigger the drivers core to initialize the pinctrl stuff. But all of this works just because, in the example of my emulated setup, my fake server exposes resources that are exactly named just as how the above DT expects pins/functions/pins to be named, because this is how the Generic Pinctrl subsystem in Linux is supposed to work, right ? The difference is that the names, in the case of pinctrl-scmi, are not hardcoded in the specific pin-controller driver BUT are provided dynamically by the SCMI server at runtime. And this is just a naming convention, between the Linux picntrl subsys AND the SCMI server, that allows the Linux Pinctrl subsys to map, under-hood, names to type/IDs as expected by the SCMI protocol layer (and by the spec): so when you will define and describe a real platform with a DT, you will will have to provide your name references, knowing that the shipped platform SCMI fw will advertise exactly the same (or a superset of them) As such, personally, I would find reasonable to use, equally, some conventional function name like 'gpio' to advertise and configure groups of pins as being used as GPIOs. Maybe, though, both of these expected naming comventions should be explicitly stated in the spec: indeed if you look at some Sensor protocol extensions added in v3.0, in 4.7.2.5.1 "Sensor Axis Descriptors" regarding naming we say: "It is recommended that the name ends with ‘_’ followed by the axis of the sensor in uppercase. For example, the name for the x-axis of a triaxial accelerometer could be “acc_X” or “_X”." ...so maybe some similar remarks could be added here. Souvik is really the one who can have a say about the opportunity (or not) of these kind of explicit advised naming conventions on the spec, so I have CCed him. > On Mon, Nov 06, 2023 at 02:12:36PM +0100, Linus Walleij wrote: > > On Fri, Oct 27, 2023 at 8:28???AM Oleksii Moisieiev > > <Oleksii_Moisieiev@epam.com> wrote: > > > > > + keys_pins: keys-pins { > > > + pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; > > > + bias-pull-up; > > > + }; > > > > This is kind of interesting and relates to my question about naming groups and > > functions of GPIO pins. > > > > Here we see four pins suspiciously named "GP_*" which I read as > > "generic purpose" > > and they are not muxed to *any* function, yes pulled up. > > > > I would have expected something like: > > > > keys_pins: keys-pins { > > groups = "GP_5_17_grp", "GP_5_20_grp", "GP_5_22_grp", "GP_2_1_grp"; > > function = "gpio"; > > pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; > > bias-pull-up; > > }; > > > > I hope this illustrates what I see as a problem in not designing in > > GPIO as an explicit > > function, I get the impression that these pins are GPIO because it is hardware > > default. > > If you want to stick to "explicit", we may rather introduce a pre-defined > sub-node name, "gpio", in a device tree binding, i.e. > > protocol@19 { // pinctrl protocol > ... // other pinmux nodes > > scmi_gpio: gpio { // "gpio" is a fixed name > keys-pins { > pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; > bias-pull-up; > // possibly input or output > }; > input-pins { > groups = "some group"; // any name > input-mode; > } > output-pins { > pins = "foo1", "foo2"; // any name > output-mode; > } > } > } > I suppose your proposal of a specially named "gpio" node would be another way, BUT it would also mean describing something in the DT that could be discoverable dynamically querying the server (while making the above assumptions about conventions). Thanks, Cristian
Hi, On 10/11/2023 15:24, Cristian Marussi wrote: > On Fri, Nov 10, 2023 at 09:58:39AM +0900, Takahiro Akashi wrote: >> Hi Arm folks, >> > >> Do you have any comment? >> I expect that you have had some assumption when you defined >> SCMI pinctrl protocol specification. >> > > [CC Souvik] > > @Souvik for context see: > https://lore.kernel.org/all/CACRpkdZ4GborirSpa3GK_PwMgCvY0ePEmZO+CwnLcP6nAdieow@mail.gmail.com/ > > Hi, > > I am not sure what is the full story here, BUT the spec was mainly aimed > at supporting PINCTRL in SCMI with the idea to then, later on, base GPIO > on top of it, "easily" building on the PINCTRL spec features in the future > with a separate series from the one Oleksii is working on...but it like > seems the future is already here and maybe we have discovered something > to be clarified... > > Souvik/Oleksii can tell you better what were (if any) further assumptions > related to GPIO on top on SCMI/PINCTRL, but the aim of this series was > always to be just the basic Generic Pinctrl support when dealing with an > SCMI server backend. The initial assumption always was that GPIOs can be considered as a specific function. Note that the spec does not define the types of function and leaves it to the DT binding (or driver) to figure out the function descriptions/names. > > Regarding the current Pinctrl series by Oleksii, I would also notice that, > indeed, some "non-spec-dictated" naming assumptions are ALREADY present > somehow, because, currently, the spec and the pinctrl SCMI protocol layer > speak/refer about pins/groups/functions, as usual, only in terms of numeric > identifiers/IDs (with an associated name of course), while the pinctrl > driver (thanks to the Linux pictrl subsystem layer) describes and refers > anything in the DT in terms of names: so all of this really works only > because the names used in the DT happen to match the names reported by > the backend server. > > My test DT uses just what Oleksii exemplified in the cover letter: > > pinctrl_i2c2: i2c2 { > groups = "i2c2_a", "i2c2_b"; > function = "i2c2"; > }; > > pinctrl_mdio: pins_mdio { > groups = "avb_mdio"; > drive-strength = <24>; > }; > > keys_pins: keys { > pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; > bias-pull-up; > }; > > > with a dummmy test driver referring to it, so as to trigger the drivers > core to initialize the pinctrl stuff. > > But all of this works just because, in the example of my emulated setup, > my fake server exposes resources that are exactly named just as how the > above DT expects pins/functions/pins to be named, because this is how > the Generic Pinctrl subsystem in Linux is supposed to work, right ? > > The difference is that the names, in the case of pinctrl-scmi, are not > hardcoded in the specific pin-controller driver BUT are provided dynamically > by the SCMI server at runtime. > > And this is just a naming convention, between the Linux picntrl subsys AND > the SCMI server, that allows the Linux Pinctrl subsys to map, under-hood, > names to type/IDs as expected by the SCMI protocol layer (and by the spec): > so when you will define and describe a real platform with a DT, you will > will have to provide your name references, knowing that the shipped platform > SCMI fw will advertise exactly the same (or a superset of them) > > As such, personally, I would find reasonable to use, equally, some > conventional function name like 'gpio' to advertise and configure groups > of pins as being used as GPIOs. As a general principle, we dont try to put naming conventions in the spec if it can be easily resolved via DT. If this is proving to be a hassle then we can "recommend" in the spec that pins which can only be GPIOs are named starting "GPIO". Similar for functions. However looking at Linus' comments below, I am not sure we are at that stage yet? Regards, Souvik > > Maybe, though, both of these expected naming comventions should be > explicitly stated in the spec: indeed if you look at some Sensor protocol > extensions added in v3.0, in 4.7.2.5.1 "Sensor Axis Descriptors" > regarding naming we say: > > "It is recommended that the name ends with ‘_’ > followed by the axis of the sensor in uppercase. For > example, the name for the x-axis of a triaxial > accelerometer could be “acc_X” or “_X”." > > ...so maybe some similar remarks could be added here. > > Souvik is really the one who can have a say about the opportunity (or > not) of these kind of explicit advised naming conventions on the spec, > so I have CCed him. > >> On Mon, Nov 06, 2023 at 02:12:36PM +0100, Linus Walleij wrote: >>> On Fri, Oct 27, 2023 at 8:28???AM Oleksii Moisieiev >>> <Oleksii_Moisieiev@epam.com> wrote: >>> >>>> + keys_pins: keys-pins { >>>> + pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; >>>> + bias-pull-up; >>>> + }; >>> >>> This is kind of interesting and relates to my question about naming groups and >>> functions of GPIO pins. >>> >>> Here we see four pins suspiciously named "GP_*" which I read as >>> "generic purpose" >>> and they are not muxed to *any* function, yes pulled up. >>> >>> I would have expected something like: >>> >>> keys_pins: keys-pins { >>> groups = "GP_5_17_grp", "GP_5_20_grp", "GP_5_22_grp", "GP_2_1_grp"; >>> function = "gpio"; >>> pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; >>> bias-pull-up; >>> }; >>> >>> I hope this illustrates what I see as a problem in not designing in >>> GPIO as an explicit >>> function, I get the impression that these pins are GPIO because it is hardware >>> default. >> >> If you want to stick to "explicit", we may rather introduce a pre-defined >> sub-node name, "gpio", in a device tree binding, i.e. >> >> protocol@19 { // pinctrl protocol >> ... // other pinmux nodes >> >> scmi_gpio: gpio { // "gpio" is a fixed name >> keys-pins { >> pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; >> bias-pull-up; >> // possibly input or output >> }; >> input-pins { >> groups = "some group"; // any name >> input-mode; >> } >> output-pins { >> pins = "foo1", "foo2"; // any name >> output-mode; >> } >> } >> } >> > > I suppose your proposal of a specially named "gpio" node would be > another way, BUT it would also mean describing something in the DT that > could be discoverable dynamically querying the server (while making the > above assumptions about conventions). > > Thanks, > Cristian
Hi Souvik, thanks for looking into this! On Mon, Nov 13, 2023 at 1:56 PM Souvik Chakravarty <souvik.chakravarty@arm.com> wrote: > The initial assumption always was that GPIOs can be considered as a > specific function. Note that the spec does not define the types of > function and leaves it to the DT binding (or driver) to figure out the > function descriptions/names. Does this mean that each system using pinctrl-SCMI will need to specify the available pins, groups and functions in a device tree binding? For e.g. DT validation using schema? This creates the problem of where to put it since Documentation/devicetree/bindings/firmware/arm,scmi.yaml is all we have, and for schemas to be applicable the implicit assumption is that this is done per-compatible. If we want to use device tree validation of the strings put into the pinctrl node we need to allow for a per-soc compatible under the pinctrl node like: protocol@19 { compatible = "vendor,soc-scmi-pinctrl"; (...) Then a DT schema can be made to match that and check it. I'm uncertain about that because the SCMI binding has nothing like this at the moment, all the protocol nodes are pretty self-describing and don't seem to need any further configuration to be used, but pin control may be the first instance where we have to add some per-soc configuration into the protocol nodes :/ It's easy to do: + protocol@19: + type: object + allOf: + - $ref: "#/$defs/protocol-node" + - $ref: "../pinctrl/pinctrl.yaml" + unevaluatedProperties: false + + properties: compatible: items: - enum: - vendor1,soc1-scmi-pinctrl - vendor2,soc2-scmi-pinctrl - vendor3,soc3-scmi-pinctrl This should be enough for just establishing the different pin control configurations we can have in the device tree. We are then able to put a more detailed schema for the specific SoC pin control, such as a list of valid groups and functions etc under the ordinary pinctrl bindings such as Documentation/devicetree/bindings/pinctrl/vendor1,soc1-scmi-pinctrl.yaml etc. We should preferably put some pattern like this in place from day 1 so developers know what is expected here. A mock SoC is fine for the time being (we can delete it later when there are some serious ones). I'm uncertain because it feels like a first thing, but I can't really think how it would work otherwise, part of me don't want to pollute the SCMI binding with any per-soc compatibles, but yet since these group and function strings will be per-soc I don't see any other way, if they are supposed to be validated with schema. Yours, Linus Walleij
Hi Linus, On 13/11/2023 13:32, Linus Walleij wrote: > Hi Souvik, > > thanks for looking into this! > > On Mon, Nov 13, 2023 at 1:56 PM Souvik Chakravarty > <souvik.chakravarty@arm.com> wrote: > >> The initial assumption always was that GPIOs can be considered as a >> specific function. Note that the spec does not define the types of >> function and leaves it to the DT binding (or driver) to figure out the >> function descriptions/names. > > Does this mean that each system using pinctrl-SCMI will need > to specify the available pins, groups and functions in a device tree > binding? For e.g. DT validation using schema? Sorry seems I made a typo above ("descriptions/names" should have been "description from names") which resulted in turning things on its head. I really meant that the driver has to figure out the exact type or meaning of what the function does from its name. SCMI still continues to provide the list of pins/groups/functions and their names. Regards, Souvik > > This creates the problem of where to put it since > Documentation/devicetree/bindings/firmware/arm,scmi.yaml > is all we have, and for schemas to be applicable the implicit > assumption is that this is done per-compatible. > > If we want to use device tree validation of the strings put into > the pinctrl node we need to allow for a per-soc compatible > under the pinctrl node like: > > protocol@19 { > compatible = "vendor,soc-scmi-pinctrl"; > (...) > > Then a DT schema can be made to match that and check it. > > I'm uncertain about that because the SCMI binding has nothing > like this at the moment, all the protocol nodes are pretty > self-describing and don't seem to need any further configuration > to be used, but pin control may be the first instance where we > have to add some per-soc configuration into the protocol nodes :/ > > It's easy to do: > > + protocol@19: > + type: object > + allOf: > + - $ref: "#/$defs/protocol-node" > + - $ref: "../pinctrl/pinctrl.yaml" > + unevaluatedProperties: false > + > + properties: > > compatible: > items: > - enum: > - vendor1,soc1-scmi-pinctrl > - vendor2,soc2-scmi-pinctrl > - vendor3,soc3-scmi-pinctrl > > This should be enough for just establishing the different > pin control configurations we can have in the device tree. > > We are then able to put a more detailed schema for the > specific SoC pin control, such as a list of valid groups and > functions etc under the ordinary pinctrl bindings such as > Documentation/devicetree/bindings/pinctrl/vendor1,soc1-scmi-pinctrl.yaml > etc. > > We should preferably put some pattern like this in place from > day 1 so developers know what is expected here. A mock > SoC is fine for the time being (we can delete it later when there > are some serious ones). > > I'm uncertain because it feels like a first thing, but I can't really > think how it would work otherwise, part of me don't want to > pollute the SCMI binding with any per-soc compatibles, but > yet since these group and function strings will be per-soc I don't > see any other way, if they are supposed to be validated > with schema. > > Yours, > Linus Walleij
On Mon, Nov 13, 2023 at 3:23 PM Souvik Chakravarty <souvik.chakravarty@arm.com> wrote: > On 13/11/2023 13:32, Linus Walleij wrote: > > Hi Souvik, > > > > thanks for looking into this! > > > > On Mon, Nov 13, 2023 at 1:56 PM Souvik Chakravarty > > <souvik.chakravarty@arm.com> wrote: > > > >> The initial assumption always was that GPIOs can be considered as a > >> specific function. Note that the spec does not define the types of > >> function and leaves it to the DT binding (or driver) to figure out the > >> function descriptions/names. > > > > Does this mean that each system using pinctrl-SCMI will need > > to specify the available pins, groups and functions in a device tree > > binding? For e.g. DT validation using schema? > > Sorry seems I made a typo above ("descriptions/names" should have been > "description from names") which resulted in turning things on its head. > > I really meant that the driver has to figure out the exact type or > meaning of what the function does from its name. SCMI still continues to > provide the list of pins/groups/functions and their names. Indeed, that's what I imagined. I think the rest of my question spurred by the phrase "leaves it to the DT binding (or driver) to figure out" is actually something Oleksii needs to look into more than a question to you. It should probably come as a review comment to the patch 5/5 itself. Oleksii, what is your take on my question about DT schema validation for different SoCs? Yours, Linus Walleij
diff --git a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml index 5824c43e9893..5318fe72354e 100644 --- a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml +++ b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml @@ -233,6 +233,39 @@ properties: reg: const: 0x18 + protocol@19: + type: object + allOf: + - $ref: "#/$defs/protocol-node" + - $ref: "../pinctrl/pinctrl.yaml" + unevaluatedProperties: false + + properties: + reg: + const: 0x19 + + '#pinctrl-cells': + const: 0 + + patternProperties: + '-pins$': + type: object + allOf: + - $ref: "../pinctrl/pincfg-node.yaml#" + - $ref: "../pinctrl/pinmux-node.yaml#" + unevaluatedProperties: false + + description: + A pin multiplexing sub-node describe how to configure a + set of pins is some desired function. + A single sub-node may define several pin configurations. + This sub-node is using default pinctrl bindings to configure + pin multiplexing and using SCMI protocol to apply specified + configuration using SCMI protocol. + + required: + - reg + additionalProperties: false $defs: @@ -384,6 +417,26 @@ examples: scmi_powercap: protocol@18 { reg = <0x18>; }; + + scmi_pinctrl: protocol@19 { + reg = <0x19>; + #pinctrl-cells = <0>; + + i2c2-pins { + groups = "i2c2_a", "i2c2_b"; + function = "i2c2"; + }; + + mdio-pins { + groups = "avb_mdio"; + drive-strength = <24>; + }; + + keys_pins: keys-pins { + pins = "GP_5_17", "GP_5_20", "GP_5_22", "GP_2_1"; + bias-pull-up; + }; + }; }; };