Message ID | 20231027-aspire1-sound-v1-2-5ff3cf8b5701@trvn.ru |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:d641:0:b0:403:3b70:6f57 with SMTP id cy1csp656241vqb; Fri, 27 Oct 2023 07:44:12 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEWrYkvOv+HBfFBjmKkI27TIiAJTpm9KzInZfOnpkZcxRkEIAdgPorx+JHne6QZ0F8meTgJ X-Received: by 2002:a25:41d0:0:b0:da0:f622:8466 with SMTP id o199-20020a2541d0000000b00da0f6228466mr4854570yba.22.1698417852249; Fri, 27 Oct 2023 07:44:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698417852; cv=none; d=google.com; s=arc-20160816; b=JvbrEa3pz4O84TGwsdH9L/lWkCCQo4ohyZaDXv+P18ME9lmSJwdfOcqrgX0gf94PNk fT6B0k8aUCoWYCg87rsyBxF3PrUkl+M7sA5Y9MyFbFhNoQxfSIcgmVKXOLFXEJhgLjb7 th05SU/b/IkUrl3lega/4KtS8ZbR85ovT4OILGJ7rFcGXvhXSizi+bYN/RfllT4yh12X FVf0b0Sa8cSrx5oRkLeMNGb62S098zD7jukghYa6NSQDWcyL5lEi+Poq9J8OzxhBgXrn r4zYXVlX1UONs9IGk/d7uOwM8krgDkLOCYA9AUeGcxa8AXEnBOZEJ1xKPqCbhvvXx2sf 0cIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=HTMPZ07ilrxgBPBC68WOSFMaNPW9i2YaF7t+xpSNcp8=; fh=DWQ2Wn++nCPTn9t2adbobvcLGK04hHpyc6wXSNOnLbM=; b=TtLHike1Kxkad2t5oslN2j/UgQw6q+0sQ8DotnSLTVL3LOvtEgIYNn9oXaB1PoBnp0 B2YoS0bSkupMT1BAAaefWbjWxSY/gppnKJFnhCuUietyv01pUe5eiYI+H9xHaFq2sGwR sB9SBGrkC1IJpbM2krAHPJtb4vAMxWaLV1+j8SVIkdLNOJKCFPTzpSM7bigBw61KYOcy munDWLV1RKt40qCzKe4TQ7dCrw5VdaRHi13MxTo7dJxU7ji3C/Yc1Oa5m0a+tpWRRP/d cVlimPcMjsO9jw+2lZofhnctKOJYlKWevq44C7Ln/VHgv0HL2YjfcHNOCHPXSQAIpnq5 7sQw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@trvn.ru header.s=mail header.b=l9Byw6iu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=trvn.ru Received: from agentk.vger.email (agentk.vger.email. [23.128.96.32]) by mx.google.com with ESMTPS id z1-20020a056902054100b00d9a525838f5si2807934ybs.611.2023.10.27.07.44.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Oct 2023 07:44:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) client-ip=23.128.96.32; Authentication-Results: mx.google.com; dkim=pass header.i=@trvn.ru header.s=mail header.b=l9Byw6iu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=trvn.ru Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id 5979B81A5DC1; Fri, 27 Oct 2023 07:44:07 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345868AbjJ0Onj (ORCPT <rfc822;a1648639935@gmail.com> + 25 others); Fri, 27 Oct 2023 10:43:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49936 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231627AbjJ0Oni (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 27 Oct 2023 10:43:38 -0400 Received: from box.trvn.ru (box.trvn.ru [194.87.146.52]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AEE62DE; Fri, 27 Oct 2023 07:43:35 -0700 (PDT) Received: from authenticated-user (box.trvn.ru [194.87.146.52]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)) (No client certificate requested) by box.trvn.ru (Postfix) with ESMTPSA id 8156640554; Fri, 27 Oct 2023 19:42:49 +0500 (+05) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=trvn.ru; s=mail; t=1698417769; bh=eqmIkkJoEX4wLBmCVriM0QlbehXiI4/GaHNwKQsh75Q=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=l9Byw6iupejRMmwhEuuQ+u91/S+6UohNmC0/Mmt5FjV/RqZaioBBWCMJYR0sGLjVe lV8NgyAtXfXTknoJPUOOoP7fAukroF/8gwBmuB+CPk3NTmbE5Il/bVVWRZ6lmvdCgJ pl9jYSW9SdRbKCU47GbGqHGcAKJw0MQL7bR9AVBHwpqZ4CpevBua+13lXUzEPGADjN YPua+mecjMhTNhx+fgVrX350lU0+4Om/zfNBc6kB7v6cDcYu8jCVw1bKwfalQnz9Ih uGyHKlye0LSv8HRpj5BJKaFIdA62DgTCNyLUawSI54UQbTrK10zrhV5029mV72EUGb GuE2lvhKGXchA== From: Nikita Travkin <nikita@trvn.ru> Date: Fri, 27 Oct 2023 19:42:22 +0500 Subject: [PATCH 2/3] arm64: dts: qcom: acer-aspire1: Correct audio codec definition MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20231027-aspire1-sound-v1-2-5ff3cf8b5701@trvn.ru> References: <20231027-aspire1-sound-v1-0-5ff3cf8b5701@trvn.ru> In-Reply-To: <20231027-aspire1-sound-v1-0-5ff3cf8b5701@trvn.ru> To: cros-qcom-dts-watchers@chromium.org, Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org> Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Nikita Travkin <nikita@trvn.ru> X-Developer-Signature: v=1; a=openpgp-sha256; l=1892; i=nikita@trvn.ru; h=from:subject:message-id; bh=eqmIkkJoEX4wLBmCVriM0QlbehXiI4/GaHNwKQsh75Q=; b=owEBbQKS/ZANAwAIAUMc7O4oGb91AcsmYgBlO8xbnO705dHZXG80e25iSYMqO/brPSmEW7Yce CG/57QRmiSJAjMEAAEIAB0WIQTAhK9UUj+qg34uxUdDHOzuKBm/dQUCZTvMWwAKCRBDHOzuKBm/ dWGiEACoEd3tGoQuYmuisQ+9VXeRW4qCM3ITZGPmnxCX51TBFacSFh40cjqsMtFDSE3Unbcr4Tt /p88GxcD0xm2NBNNKgd5Xc7NHf+uQ+fjmkXXE/ZF2lKmknwG/Ifk3BxnoomAA6p7SaltffqYzxI cBz1DTGiqPmTWtqsFrUFoPZ5B1gU0IhLKpc0ukfm/iFPruyGIkMGsIoKaLrsC09+S7FzhdW8tcQ 7FsklhElnboV7fvH29NW2D1oQU/SzIB4N+EbFJE7Zn+Bu8OU+Hl+2tPKh3hsjZ4K8sKKK7GOSAO 4ghnMcCM14nQap02k2HP5JDG6TonB1RadIPVbop3+lDb5DWbk06bW4uUuUPQt5mC7Ng/gxasm7g ZYg5ScczRUXhSeXTo3x4D85j4ffL7LPbk9ZLebrvwo2/NhEfaGWhdTM747SqylZklRYC4aRiyJ0 9m+4oKbt0Y+RxcLV5MRn11ajDZ2c+FwOD4FRSx3kK4pe52gdXLTQd0gHtY5Q/JQCnRNYiEoA6q8 1qJNAjxhGbKXkTK0jqcvSNnEx8+oDZHu0JjGH+MUu53wAol3WI8Vbt4k2IfNdg7oux7+p/wLhrD ghB4GsjirzMxbRfz3so2SGvchK4ZN4AGMoTX/hbCIGSICbGfkJKyglo/HVIxc0q3xj7liKpII+/ Bk1BRxCXRIJXMjw== X-Developer-Key: i=nikita@trvn.ru; a=openpgp; fpr=C084AF54523FAA837E2EC547431CECEE2819BF75 X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Fri, 27 Oct 2023 07:44:07 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1780920197858344237 X-GMAIL-MSGID: 1780920197858344237 |
Series |
sc7180-acer-aspire1: Add sound
|
|
Commit Message
Nikita Travkin
Oct. 27, 2023, 2:42 p.m. UTC
When initially added, a mistake was made in the definition of the codec.
Despite the fact that the DMIC line is connected on the side of the
codec chip, and relevant passive components, including 0-ohm resistors
connecting the dmics, are present, the dmic line is still cut in
another place on the board, which was overlooked.
Correct this by replacing the dmic configuration with a comment
describing this hardware detail.
While at it, also add missing regulators definitions. This is not a
functional change as all the relevant regulators were already added via
the other rail supplies.
Fixes: 4a9f8f8f2ada ("arm64: dts: qcom: Add Acer Aspire 1")
Signed-off-by: Nikita Travkin <nikita@trvn.ru>
---
arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts | 17 +++++++++++++++--
1 file changed, 15 insertions(+), 2 deletions(-)
Comments
On 27.10.2023 16:42, Nikita Travkin wrote: > When initially added, a mistake was made in the definition of the codec. > > Despite the fact that the DMIC line is connected on the side of the > codec chip, and relevant passive components, including 0-ohm resistors > connecting the dmics, are present, the dmic line is still cut in > another place on the board, which was overlooked. > > Correct this by replacing the dmic configuration with a comment > describing this hardware detail. > > While at it, also add missing regulators definitions. This is not a > functional change as all the relevant regulators were already added via > the other rail supplies. > > Fixes: 4a9f8f8f2ada ("arm64: dts: qcom: Add Acer Aspire 1") > Signed-off-by: Nikita Travkin <nikita@trvn.ru> > --- > arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts | 17 +++++++++++++++-- > 1 file changed, 15 insertions(+), 2 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts > index cfde8cd47107..00b442696618 100644 > --- a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts > +++ b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts > @@ -209,9 +209,22 @@ alc5682: codec@1a { > AVDD-supply = <&vreg_l15a_1p8>; > MICVDD-supply = <®_codec_3p3>; > VBAT-supply = <®_codec_3p3>; > + DBVDD-supply = <&vreg_l15a_1p8>; > + LDO1-IN-supply = <&vreg_l15a_1p8>; > + > + /* > + * NOTE: The board has a path from this codec to the > + * DMIC microphones in the lid, however some of the option > + * resistors are absent and the microphones are connected > + * to the SoC instead. Would that not also require more DT changes and maybe UCM? Konrad
Konrad Dybcio писал(а) 31.10.2023 02:48: > On 27.10.2023 16:42, Nikita Travkin wrote: >> When initially added, a mistake was made in the definition of the codec. >> >> Despite the fact that the DMIC line is connected on the side of the >> codec chip, and relevant passive components, including 0-ohm resistors >> connecting the dmics, are present, the dmic line is still cut in >> another place on the board, which was overlooked. >> >> Correct this by replacing the dmic configuration with a comment >> describing this hardware detail. >> >> While at it, also add missing regulators definitions. This is not a >> functional change as all the relevant regulators were already added via >> the other rail supplies. >> >> Fixes: 4a9f8f8f2ada ("arm64: dts: qcom: Add Acer Aspire 1") >> Signed-off-by: Nikita Travkin <nikita@trvn.ru> >> --- >> arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts | 17 +++++++++++++++-- >> 1 file changed, 15 insertions(+), 2 deletions(-) >> >> diff --git a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >> index cfde8cd47107..00b442696618 100644 >> --- a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >> +++ b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >> @@ -209,9 +209,22 @@ alc5682: codec@1a { >> AVDD-supply = <&vreg_l15a_1p8>; >> MICVDD-supply = <®_codec_3p3>; >> VBAT-supply = <®_codec_3p3>; >> + DBVDD-supply = <&vreg_l15a_1p8>; >> + LDO1-IN-supply = <&vreg_l15a_1p8>; >> + >> + /* >> + * NOTE: The board has a path from this codec to the >> + * DMIC microphones in the lid, however some of the option >> + * resistors are absent and the microphones are connected >> + * to the SoC instead. > Would that not also require more DT changes and maybe UCM? I don't think I had any other descriptions to support the dmic in the initial set (first audio support for this board is 3/3 here) and there is no upstream UCM yet - I will probably hold it off until I get vamacro and dmic on it working. Nikita > > Konrad
On 31.10.2023 08:20, Nikita Travkin wrote: > Konrad Dybcio писал(а) 31.10.2023 02:48: >> On 27.10.2023 16:42, Nikita Travkin wrote: >>> When initially added, a mistake was made in the definition of the codec. >>> >>> Despite the fact that the DMIC line is connected on the side of the >>> codec chip, and relevant passive components, including 0-ohm resistors >>> connecting the dmics, are present, the dmic line is still cut in >>> another place on the board, which was overlooked. >>> >>> Correct this by replacing the dmic configuration with a comment >>> describing this hardware detail. >>> >>> While at it, also add missing regulators definitions. This is not a >>> functional change as all the relevant regulators were already added via >>> the other rail supplies. >>> >>> Fixes: 4a9f8f8f2ada ("arm64: dts: qcom: Add Acer Aspire 1") >>> Signed-off-by: Nikita Travkin <nikita@trvn.ru> >>> --- >>> arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts | 17 +++++++++++++++-- >>> 1 file changed, 15 insertions(+), 2 deletions(-) >>> >>> diff --git a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>> index cfde8cd47107..00b442696618 100644 >>> --- a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>> +++ b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>> @@ -209,9 +209,22 @@ alc5682: codec@1a { >>> AVDD-supply = <&vreg_l15a_1p8>; >>> MICVDD-supply = <®_codec_3p3>; >>> VBAT-supply = <®_codec_3p3>; >>> + DBVDD-supply = <&vreg_l15a_1p8>; >>> + LDO1-IN-supply = <&vreg_l15a_1p8>; >>> + >>> + /* >>> + * NOTE: The board has a path from this codec to the >>> + * DMIC microphones in the lid, however some of the option >>> + * resistors are absent and the microphones are connected >>> + * to the SoC instead. >> Would that not also require more DT changes and maybe UCM? > > I don't think I had any other descriptions to support the dmic in > the initial set (first audio support for this board is 3/3 here) > and there is no upstream UCM yet - I will probably hold it off until > I get vamacro and dmic on it working. I was told that VAMACRO is "the easiest thing possible to get going" (paraphrasing), did you go through something like this sequence [1]? https://git.linaro.org/people/srinivas.kandagatla/alsa-ucm-conf.git/tree/ucm2/codecs/qcom-lpass/va-macro/DMIC0EnableSeq.conf?h=x13s&id=244979b03f5b9284e6a68eae6f9995f6ac735be8 Konrad
Konrad Dybcio писал(а) 31.10.2023 15:06: > On 31.10.2023 08:20, Nikita Travkin wrote: >> Konrad Dybcio писал(а) 31.10.2023 02:48: >>> On 27.10.2023 16:42, Nikita Travkin wrote: >>>> When initially added, a mistake was made in the definition of the codec. >>>> >>>> Despite the fact that the DMIC line is connected on the side of the >>>> codec chip, and relevant passive components, including 0-ohm resistors >>>> connecting the dmics, are present, the dmic line is still cut in >>>> another place on the board, which was overlooked. >>>> >>>> Correct this by replacing the dmic configuration with a comment >>>> describing this hardware detail. >>>> >>>> While at it, also add missing regulators definitions. This is not a >>>> functional change as all the relevant regulators were already added via >>>> the other rail supplies. >>>> >>>> Fixes: 4a9f8f8f2ada ("arm64: dts: qcom: Add Acer Aspire 1") >>>> Signed-off-by: Nikita Travkin <nikita@trvn.ru> >>>> --- >>>> arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts | 17 +++++++++++++++-- >>>> 1 file changed, 15 insertions(+), 2 deletions(-) >>>> >>>> diff --git a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>>> index cfde8cd47107..00b442696618 100644 >>>> --- a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>>> +++ b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>>> @@ -209,9 +209,22 @@ alc5682: codec@1a { >>>> AVDD-supply = <&vreg_l15a_1p8>; >>>> MICVDD-supply = <®_codec_3p3>; >>>> VBAT-supply = <®_codec_3p3>; >>>> + DBVDD-supply = <&vreg_l15a_1p8>; >>>> + LDO1-IN-supply = <&vreg_l15a_1p8>; >>>> + >>>> + /* >>>> + * NOTE: The board has a path from this codec to the >>>> + * DMIC microphones in the lid, however some of the option >>>> + * resistors are absent and the microphones are connected >>>> + * to the SoC instead. >>> Would that not also require more DT changes and maybe UCM? >> >> I don't think I had any other descriptions to support the dmic in >> the initial set (first audio support for this board is 3/3 here) >> and there is no upstream UCM yet - I will probably hold it off until >> I get vamacro and dmic on it working. > I was told that VAMACRO is "the easiest thing possible to get going" > (paraphrasing), did you go through something like this sequence [1]? > The problem is that no one introduced it for sc7180 - it's not in the dtsi. And so isn't the lpass-tlmm I'd need... So the set of due changes per my understanding is like: - Add va-macro to sc7180 (need new compatible/fallback) - Add relevant clocks for it (seems to be firmware backed, so easy?) - Add lpass-tlmm (it seems like we add a new driver for each soc even if they are same? Are they same?) - Add va macro dma dais to the asoc boardfile (trivial) - Finally, add the dmic to the board dts and enable in the UCM (also trivial) So I decided to follow the "release early, release often" and only introduce partial sound for now, following it up with all above later. > https://git.linaro.org/people/srinivas.kandagatla/alsa-ucm-conf.git/tree/ucm2/codecs/qcom-lpass/va-macro/DMIC0EnableSeq.conf?h=x13s&id=244979b03f5b9284e6a68eae6f9995f6ac735be8 Thanks, this is useful to have, I was indeed looking at x13s for dmic/vamacro example after I realized my board tricked me and it's not how trogdor does it... Nikita
On 31.10.2023 11:48, Nikita Travkin wrote: > Konrad Dybcio писал(а) 31.10.2023 15:06: >> On 31.10.2023 08:20, Nikita Travkin wrote: >>> Konrad Dybcio писал(а) 31.10.2023 02:48: >>>> On 27.10.2023 16:42, Nikita Travkin wrote: >>>>> When initially added, a mistake was made in the definition of the codec. >>>>> >>>>> Despite the fact that the DMIC line is connected on the side of the >>>>> codec chip, and relevant passive components, including 0-ohm resistors >>>>> connecting the dmics, are present, the dmic line is still cut in >>>>> another place on the board, which was overlooked. >>>>> >>>>> Correct this by replacing the dmic configuration with a comment >>>>> describing this hardware detail. >>>>> >>>>> While at it, also add missing regulators definitions. This is not a >>>>> functional change as all the relevant regulators were already added via >>>>> the other rail supplies. >>>>> >>>>> Fixes: 4a9f8f8f2ada ("arm64: dts: qcom: Add Acer Aspire 1") >>>>> Signed-off-by: Nikita Travkin <nikita@trvn.ru> >>>>> --- >>>>> arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts | 17 +++++++++++++++-- >>>>> 1 file changed, 15 insertions(+), 2 deletions(-) >>>>> >>>>> diff --git a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>>>> index cfde8cd47107..00b442696618 100644 >>>>> --- a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>>>> +++ b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts >>>>> @@ -209,9 +209,22 @@ alc5682: codec@1a { >>>>> AVDD-supply = <&vreg_l15a_1p8>; >>>>> MICVDD-supply = <®_codec_3p3>; >>>>> VBAT-supply = <®_codec_3p3>; >>>>> + DBVDD-supply = <&vreg_l15a_1p8>; >>>>> + LDO1-IN-supply = <&vreg_l15a_1p8>; >>>>> + >>>>> + /* >>>>> + * NOTE: The board has a path from this codec to the >>>>> + * DMIC microphones in the lid, however some of the option >>>>> + * resistors are absent and the microphones are connected >>>>> + * to the SoC instead. >>>> Would that not also require more DT changes and maybe UCM? >>> >>> I don't think I had any other descriptions to support the dmic in >>> the initial set (first audio support for this board is 3/3 here) >>> and there is no upstream UCM yet - I will probably hold it off until >>> I get vamacro and dmic on it working. >> I was told that VAMACRO is "the easiest thing possible to get going" >> (paraphrasing), did you go through something like this sequence [1]? >> > > The problem is that no one introduced it for sc7180 - it's not > in the dtsi. And so isn't the lpass-tlmm I'd need... > > So the set of due changes per my understanding is like: > > - Add va-macro to sc7180 (need new compatible/fallback) > - Add relevant clocks for it (seems to be firmware backed, so easy?) yes > - Add lpass-tlmm (it seems like we add a new driver for each soc > even if they are same? Are they same?) there are rare cases when it's identical > - Add va macro dma dais to the asoc boardfile (trivial) y > - Finally, add the dmic to the board dts and enable in the UCM > (also trivial) y > So I decided to follow the "release early, release often" and > only introduce partial sound for now, following it up with > all above later. Sure that makes sense, just wanted to make sure you know about this Konrad > >> https://git.linaro.org/people/srinivas.kandagatla/alsa-ucm-conf.git/tree/ucm2/codecs/qcom-lpass/va-macro/DMIC0EnableSeq.conf?h=x13s&id=244979b03f5b9284e6a68eae6f9995f6ac735be8 > > Thanks, this is useful to have, I was indeed looking at > x13s for dmic/vamacro example after I realized my board > tricked me and it's not how trogdor does it... > > Nikita
diff --git a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts index cfde8cd47107..00b442696618 100644 --- a/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts +++ b/arch/arm64/boot/dts/qcom/sc7180-acer-aspire1.dts @@ -209,9 +209,22 @@ alc5682: codec@1a { AVDD-supply = <&vreg_l15a_1p8>; MICVDD-supply = <®_codec_3p3>; VBAT-supply = <®_codec_3p3>; + DBVDD-supply = <&vreg_l15a_1p8>; + LDO1-IN-supply = <&vreg_l15a_1p8>; + + /* + * NOTE: The board has a path from this codec to the + * DMIC microphones in the lid, however some of the option + * resistors are absent and the microphones are connected + * to the SoC instead. + * + * If the resistors were to be changed by the user to + * connect the codec, the following could be used: + * + * realtek,dmic1-data-pin = <1>; + * realtek,dmic1-clk-pin = <1>; + */ - realtek,dmic1-data-pin = <1>; - realtek,dmic1-clk-pin = <1>; realtek,jd-src = <1>; }; };