Message ID | 20231023-display-support-v1-2-5c860ed5c33b@baylibre.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:ce89:0:b0:403:3b70:6f57 with SMTP id p9csp1343465vqx; Mon, 23 Oct 2023 07:41:28 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFdKX573l1n1RwR9jJha5xxcGIXquvDPi43wakaRCehq8qRy0a/ReBm1+al8JozD07JMFNd X-Received: by 2002:a05:6a00:21d1:b0:68a:5cf8:dae4 with SMTP id t17-20020a056a0021d100b0068a5cf8dae4mr12214671pfj.3.1698072087927; Mon, 23 Oct 2023 07:41:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698072087; cv=none; d=google.com; s=arc-20160816; b=WBdIoMJ/fDnD87Tw37q7aGCHRzGjxpyZjAGzaVXgAgGkH35YjFgRaONpCOVNtVpIFm gf/SDkYxrHSE7Vt3wf14JokZ87c78ayDQBGx/7ZlNC2RgDJV8NMVxhxKNsCJf14hF4wS amyrZZnMOR+g6/vKngzFGxAyhoqBOuJ8Ew0hRXDeDfD4G0X1kyPpxRwHiFZqOIEJrHzZ +5RuCbavG+GzR93GPuVcP8bfcjc0xXCyXAjXDMbcPABbV4VOMPzEHnZxNFTX6e1Z68QB vTjTh9yauOp89rQ1hlUSJvbUg1yB8ALDFLxMf8Gl6oTUlp0R/Sj6nWG0dh6oaIxrOjPq MDjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=f2d8tTfPryf4AKFcvtoM/0h2MGK4CVeevmA8lDq1t/g=; fh=CvG8/UK3FLNvCIA0fkg4/uAmTCU/S+E1ea33XkR1q4Y=; b=KPTtnaiHKe+16RZ97xoWVtEGC6q1DjvTc4PYxiQJXVxRNzBSgpg+X+x9H7Dy/SBlW6 1py0K+V4vry6JBD4YcQxE/PwRmDXIuREfvfP5KErH3cgpFMKDjUEFNngaLcmTfOdrC56 oD5YpJqSBFB/J1kWUd/zGU41nGNC+otbJLp7Nj5SENIyeFn+8VHwp2/RiqSPOUgKRf1L mA3PaBK+EQCxBGkR6Q3b/+oddNFS16e8SxqFmuNobju7YzHIH9InmG6a8b4f8axiO9hC I1kmFihkpQwdKIF53OYSqVoXf62EuXJdFOTBKul+nKdr3aDjXRNY5jtQgKq9ac/O6Apz if9A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=velXhDnZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from fry.vger.email (fry.vger.email. [23.128.96.38]) by mx.google.com with ESMTPS id a11-20020a056a000c8b00b006bd66ce21d9si6770101pfv.322.2023.10.23.07.41.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Oct 2023 07:41:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=velXhDnZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by fry.vger.email (Postfix) with ESMTP id BD4278086825; Mon, 23 Oct 2023 07:40:56 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at fry.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233688AbjJWOke (ORCPT <rfc822;aposhian.dev@gmail.com> + 27 others); Mon, 23 Oct 2023 10:40:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60606 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233664AbjJWOk3 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 23 Oct 2023 10:40:29 -0400 Received: from mail-qv1-xf2e.google.com (mail-qv1-xf2e.google.com [IPv6:2607:f8b0:4864:20::f2e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9F909D68 for <linux-kernel@vger.kernel.org>; Mon, 23 Oct 2023 07:40:26 -0700 (PDT) Received: by mail-qv1-xf2e.google.com with SMTP id 6a1803df08f44-66d0760cd20so28042526d6.0 for <linux-kernel@vger.kernel.org>; Mon, 23 Oct 2023 07:40:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1698072025; x=1698676825; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=f2d8tTfPryf4AKFcvtoM/0h2MGK4CVeevmA8lDq1t/g=; b=velXhDnZwnAmZlbf3KrZo9g/UJqPbEiTgPQbwE/bQ7TKq98JdzWMX2Hn4lGOEgaI9w +npAuea2FHoMRe0eu3s1v7mrpZ/EIZRtDNuB0GlOLPQUFHqAZy56NSlVfVjhH3S5fCzT EuoTBVqmrt95jBeVaL+2DYjqme04AfZVnxD0Xz7/u/M6tVAroQ/C58ERH3uCQEyPqjDF 1cWC8K5QtU1Kdikc/2IiCR8OjS3GjebIUFzkeXFfzjXHR5MO/F9h0XMpH9gKBas6hOma /69OgGsG5z9d1jqpl5nsoeTvBD6jdmCCS1NSnIhlMMPOaApnaWjxIEJiYv+w4oCBAvn3 X6UQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698072025; x=1698676825; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=f2d8tTfPryf4AKFcvtoM/0h2MGK4CVeevmA8lDq1t/g=; b=wap9SFNMx0AANX3yc2F7ElCw5CD6MXGkeMHEyPQP3kmOa7N7NIZJS4qkRToN3J28LT 7TkZw7nR4R5Kcnh2aU/lp5HSyqhRC8hr4V7wZri2UPInP3VOs9u91Tirja/NXzGgF1Rm UzLUNuP8S9RcsRkgtWHa1u6FoX0k16YwLIpyZpOoESUCkKOqURfn+liLZAj9YL4fcIyx gt8HnhMhOLf6uNp2TdbeZJWZrgd3BZIg6MByCDwIW+ThuER8IozuNTcak6kJbemGfD0a arvSUrOq2n28bPLoFv5y60fOQpulRaavnVAZbNLyeQ5rzfa57wboUZta7FqNYD0EyRPU hCoQ== X-Gm-Message-State: AOJu0YwBS8lYkTGTbObadRGtrBGqjHvrKae7ckmy8vj1Od6/xXsebK+x 4Hb+7JR373KOcT0eHt+u2d1jgA== X-Received: by 2002:ad4:4d43:0:b0:656:500e:7b64 with SMTP id m3-20020ad44d43000000b00656500e7b64mr16687358qvm.16.1698072025639; Mon, 23 Oct 2023 07:40:25 -0700 (PDT) Received: from [127.0.1.1] ([93.5.22.158]) by smtp.googlemail.com with ESMTPSA id f1-20020a05620a408100b007789a3499casm2725020qko.115.2023.10.23.07.40.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Oct 2023 07:40:25 -0700 (PDT) From: Alexandre Mergnat <amergnat@baylibre.com> Date: Mon, 23 Oct 2023 16:40:02 +0200 Subject: [PATCH 02/18] dt-bindings: display: mediatek: ccorr: add binding for MT8365 SoC MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20231023-display-support-v1-2-5c860ed5c33b@baylibre.com> References: <20231023-display-support-v1-0-5c860ed5c33b@baylibre.com> In-Reply-To: <20231023-display-support-v1-0-5c860ed5c33b@baylibre.com> To: Chun-Kuang Hu <chunkuang.hu@kernel.org>, Philipp Zabel <p.zabel@pengutronix.de>, David Airlie <airlied@gmail.com>, Daniel Vetter <daniel@ffwll.ch>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Matthias Brugger <matthias.bgg@gmail.com>, AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>, Jitao Shi <jitao.shi@mediatek.com>, Xinlei Lee <xinlei.lee@mediatek.com>, CK Hu <ck.hu@mediatek.com>, Thierry Reding <thierry.reding@gmail.com>, =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= <u.kleine-koenig@pengutronix.de>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org> Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pwm@vger.kernel.org, Alexandre Mergnat <amergnat@baylibre.com> X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=994; i=amergnat@baylibre.com; h=from:subject:message-id; bh=JeNqW+WVxqqJtX+9p7tMLNbwoCk4n1DQyFj303zeDpE=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBlNoXOHe+hbAHJDiOZ+OVrpp+ogl+pb7Lr4y+qX804 OlABC7GJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZTaFzgAKCRArRkmdfjHURc2gEA DFJ7bqOoha+846mBbXiyiSz8SjEv8vWq1uEyYeVmfWi3sxNfPvY88KKVK7KzsjG1iTOx2+0Kxn7leo DOIAZgnV2ZNoPSq6euB3iS86wajZsW+Vqe7IUem0PaHmzDl5JptkYOnFzuuIS0ABQ/ngG0ps1lkYtS Ku0Coa2KbBAmY6K2/XZ1O6P2AT3AqD5te9dsIbX1F0UJButVt/QxtIy4Iu8OelRfrJJbJUJkt6CJPB Xw0YSXE3JTv0zxGTiV+7gKGRSXBmCst2FmRFQnxUanUhBfB0ouROeDsJ+FAOENbfhfiRVn7Xfbfkc4 HtR/EOX7cSm75MblTuT956tp2Kc6ikETj7dUmuQXOGCrg4NDtSMJZCTvZ29mCRjbtoZAZ4Te9H2m0t y7inJcqCfOcr2TO4IFx6TaEF/Ut5PZkYBuVspi005Cf8RyWovpNcA2LwTViTn14qQ09Z9X6MaRqbDc 7MU5GLr/L+fTsk6gNYWEp027LKetYZpar7qX4imTJJD8a3DDGtW/5DMJN3W1DxzhBAOP/Yzi+kuv0P xd2f31lSLvE5rKq4BcX//75+rMyXe1AOrB1iA0StQrLWHNcao0QUVTtFeVzHAPUGBAMOrj/4bfaBCJ SPVxVC9f9mMG4h9P0XbJD5KniE3CaSL9W8jimZ23Xjz5kgf1ynbthPIpuZ+g== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_HELO_NONE, SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Mon, 23 Oct 2023 07:40:56 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1780557637341714259 X-GMAIL-MSGID: 1780557637341714259 |
Series |
Add display support for the MT8365-EVK board
|
|
Commit Message
Alexandre Mergnat
Oct. 23, 2023, 2:40 p.m. UTC
Display Color Correction for MT8365 is compatible with another SoC.
Then, add MT8365 binding along with MT8183 SoC.
Signed-off-by: Alexandre Mergnat <amergnat@baylibre.com>
---
Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml | 3 +++
1 file changed, 3 insertions(+)
Comments
On Mon, Oct 23, 2023 at 04:40:02PM +0200, Alexandre Mergnat wrote: > Display Color Correction for MT8365 is compatible with another SoC. > Then, add MT8365 binding along with MT8183 SoC. This commit message's first line is too vague & the second doesn't make sense. I suspect something as succinct as "Document the display colour correction on mt<foo>, which is compatible with that of the mt<bar>" does what you are looking for. I suspect this is going to apply to the rest of the series... Cheers, Conor. > > Signed-off-by: Alexandre Mergnat <amergnat@baylibre.com> > --- > Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml > index 8c2a737237f2..9f8366763831 100644 > --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml > @@ -24,6 +24,9 @@ properties: > - enum: > - mediatek,mt8183-disp-ccorr > - mediatek,mt8192-disp-ccorr > + - items: > + - const: mediatek,mt8365-disp-ccorr > + - const: mediatek,mt8183-disp-ccorr > - items: > - enum: > - mediatek,mt8186-disp-ccorr > > -- > 2.25.1 >
On Mon, Oct 23, 2023 at 06:31:45PM +0100, Conor Dooley wrote: > On Mon, Oct 23, 2023 at 04:40:02PM +0200, Alexandre Mergnat wrote: > > Display Color Correction for MT8365 is compatible with another SoC. > > Then, add MT8365 binding along with MT8183 SoC. > > This commit message's first line is too vague & the second doesn't make > sense. I suspect something as succinct as "Document the display colour > correction on mt<foo>, which is compatible with that of the mt<bar>" > does what you are looking for. > > I suspect this is going to apply to the rest of the series... It does, as does the comment about s/binding/compatible/ I left on patch 1. > > Cheers, > Conor. > > > > > > Signed-off-by: Alexandre Mergnat <amergnat@baylibre.com> > > --- > > Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml | 3 +++ > > 1 file changed, 3 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml > > index 8c2a737237f2..9f8366763831 100644 > > --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml > > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml > > @@ -24,6 +24,9 @@ properties: > > - enum: > > - mediatek,mt8183-disp-ccorr > > - mediatek,mt8192-disp-ccorr > > + - items: > > + - const: mediatek,mt8365-disp-ccorr > > + - const: mediatek,mt8183-disp-ccorr > > - items: > > - enum: > > - mediatek,mt8186-disp-ccorr > > > > -- > > 2.25.1 > >
diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml index 8c2a737237f2..9f8366763831 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml @@ -24,6 +24,9 @@ properties: - enum: - mediatek,mt8183-disp-ccorr - mediatek,mt8192-disp-ccorr + - items: + - const: mediatek,mt8365-disp-ccorr + - const: mediatek,mt8183-disp-ccorr - items: - enum: - mediatek,mt8186-disp-ccorr