Message ID | 20230928-mcasp_am62a-v2-3-ce9f0e1ba22b@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:cae8:0:b0:403:3b70:6f57 with SMTP id r8csp3450082vqu; Thu, 28 Sep 2023 09:49:13 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH4wY7Qg43BJZZFRBeNZrSMNBfolddNZcIvo+PAdt6reCm1j9QV7KO21rFqFV2jNkUIHBtj X-Received: by 2002:a05:6a21:182:b0:14c:5dc3:f1c9 with SMTP id le2-20020a056a21018200b0014c5dc3f1c9mr2247665pzb.49.1695919753685; Thu, 28 Sep 2023 09:49:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695919753; cv=none; d=google.com; s=arc-20160816; b=b61MstAcsswxJbJTaJPN0P98Hzkcit5rgCbdbgVb2tVNOtRfrqTFN+FxagPR/6YtDs 6lna+vAjzUhyL/dy9myB2ilDU89MgSUrvyj9j8vHxT5WOSzevLV7HODxyNooRv9aTO+Y fefv65dRu2/uSzWQaRAntr9FQ7sMu/6hzF29Dw/+/snzdsDXIS4/7hCyinYSTtB/Bj7f OBQmiJiXAivQufHkPKKTDi4aSwiAQ+ajIxn4u/kZLlf0tQq0/KFUFolYhDrQ3VtYlxZW Nr84f2c3Ud+fb2kgXtYLFABMS45TIBrNMTexMJppX0X7RSu1LxvaZpZA9OoA9rsQ3amd Cq1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=CpTQhz6CzpXT4DLoSwddHTVxsIKxiCg1g6FnlCBYdeQ=; fh=ftKU8xb951ucjgYEObgA/c3GJvlbkTWWeCtjR8QevbU=; b=qBDYHwLHSZcn6DoOnWjNNV2eM05BH9VABvb6mNzblB5wtCa/i+Mm9qFIWr62IBI1/E 5bYWuQvkiVOV+W1+lyyFPGoyazu3a38A97G+iady6p7Jg+J1d4FWTQYN5dad5BQEwdKo EXer5CAhqZ/1T2kfoH1RbqQ1otKUw3ycsQhzhI3l4VLI8TC+KL8MpQpBBOpbvp86eHDs 90WT4IVHf0iDKsNIChrSHZXTemAYcBE81kfT05ZbvuGcpCTBoqqmrOCwxLjJg4NCst18 a45t/aTzE0tV/Z7Py8Z9eiWNTu7F9aXjMK0ysxZy7iFHsT43d1cJOQYc1fIbf5L3gaAK wp8g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=OnYHrAHs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from morse.vger.email (morse.vger.email. [23.128.96.31]) by mx.google.com with ESMTPS id h132-20020a636c8a000000b00564bcae8b53si18914503pgc.803.2023.09.28.09.49.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Sep 2023 09:49:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) client-ip=23.128.96.31; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=OnYHrAHs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by morse.vger.email (Postfix) with ESMTP id 6C10680215E2; Thu, 28 Sep 2023 02:26:06 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at morse.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231696AbjI1JZx (ORCPT <rfc822;pwkd43@gmail.com> + 21 others); Thu, 28 Sep 2023 05:25:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46446 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231827AbjI1JZX (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 28 Sep 2023 05:25:23 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4BB45CEB; Thu, 28 Sep 2023 02:25:18 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 38S9P65O069061; Thu, 28 Sep 2023 04:25:06 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1695893106; bh=CpTQhz6CzpXT4DLoSwddHTVxsIKxiCg1g6FnlCBYdeQ=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=OnYHrAHsSMLfiAl/k5mTKtvsMGLbhD3ZDtwihmsBHXnM7hU7w6TSEc5uHU1+lq5Lm UcQFfAZTF5DcCEBHBCMlsrdMT8e8tmTGEPh/lOMkS1156r2nDUdq9ilGKhNHTCinbt Fsw3VRI0KhnhoenlvzUtnYwwRJ8LF4vadTJwXySw= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 38S9P67u006622 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 28 Sep 2023 04:25:06 -0500 Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 28 Sep 2023 04:25:05 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 28 Sep 2023 04:25:05 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 38S9P5Rb022111; Thu, 28 Sep 2023 04:25:05 -0500 From: Jai Luthra <j-luthra@ti.com> Date: Thu, 28 Sep 2023 14:54:28 +0530 Subject: [PATCH v2 3/6] arm64: dts: ti: k3-am62a7-sk: Drop i2c-1 to 100Khz MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-ID: <20230928-mcasp_am62a-v2-3-ce9f0e1ba22b@ti.com> References: <20230928-mcasp_am62a-v2-0-ce9f0e1ba22b@ti.com> In-Reply-To: <20230928-mcasp_am62a-v2-0-ce9f0e1ba22b@ti.com> To: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>, Tero Kristo <kristo@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org> CC: <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <devarsht@ti.com>, <a-bhatia1@ti.com>, Jai Luthra <j-luthra@ti.com> X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1007; i=j-luthra@ti.com; h=from:subject:message-id; bh=kIS3ZLOQp1627tfZHv/33mM01dpsIXBto944wmubaH0=; b=owEBbQKS/ZANAwAIAUPekfkkmnFFAcsmYgBlFUZjJdY4gaFWroFOHK0yOVfcmElw2Lo5JJ8d/ D6MvNu61i6JAjMEAAEIAB0WIQRN4NgY5dV16NRar8VD3pH5JJpxRQUCZRVGYwAKCRBD3pH5JJpx RXDQD/9O8JUwmOBhP1Ig193pqbn412hNWLwz3seFWiN4OJHgQnUZxfQTrWreIMjbtjWAZ7GLqo+ ZzLgGLwm7RGOwx5v9KvqoUA2A0MSU7jztzVO5CuCsd+Qm7LTibwZTeuizC4bUPquSh3EL56NtM0 6sGCwTJub1hcnDl6aSx0xP3eY1klcq5xO8Zi9C26AlAPhYoUTjK6PVrlpxVIjBh82fztKGDln+0 JYhD/5ptCWWLjbRP7wrzcCxpKWXPaq7UvzGIvkVwKrZFNE+q3Z9S9JCKOrsDWiHKE1hNz4OKRY9 kVy4a7kKFBxaqxu9NGKlCKV+lLyiCqA57zyQJsdlU6Ty4hoistdN4EGzGBohZ0Ha9gb+hIpBHIA W7MZ33RF70tlbiw58gHKrJOm3U8ypu6yd/qV+n+/r/xxnbyRxiuqbx+fhU2Y34ZLx8KgiQcQpNS 0e6yHRTQ4qOTW2z7OlYM1HSvX5xO44zkd8d+aGcwUrn3cBZlkvYVsTrIRjz8zinYFeqFsPQxjvN rZdZSv0/qh8fSpIOZ89tnLKsgMyrvq2TUnh4gKNckgCujgSTcfmkvc/o/PVTEgtPFYsHaTsChyY og87AFze2GP+hQWtgBdwcR1kvTSfcbITkFtClg6ZgiQr0o0KO65ZOxIDDDJBRgXTqT7LSoH0lHU Q5q4wB/6jkAwJdg== X-Developer-Key: i=j-luthra@ti.com; a=openpgp; fpr=4DE0D818E5D575E8D45AAFC543DE91F9249A7145 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Thu, 28 Sep 2023 02:26:06 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778300751458266592 X-GMAIL-MSGID: 1778300751458266592 |
Series |
arm64: ti: Enable audio on AM62A
|
|
Commit Message
Jai Luthra
Sept. 28, 2023, 9:24 a.m. UTC
The TLV320AIC3106 audio codec is interfaced on the i2c-1 bus. With the default rate of 400Khz the i2c register writes fail to sync: [ 36.026387] tlv320aic3x 1-001b: Unable to sync registers 0x16-0x16. -110 [ 38.101130] omap_i2c 20010000.i2c: controller timed out Dropping the rate to 100Khz fixes the issue. Reviewed-by: Devarsh Thakkar <devarsht@ti.com> Signed-off-by: Jai Luthra <j-luthra@ti.com> --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)
Comments
On 28-Sep-23 14:54, Jai Luthra wrote: > The TLV320AIC3106 audio codec is interfaced on the i2c-1 bus. With the > default rate of 400Khz the i2c register writes fail to sync: > > [ 36.026387] tlv320aic3x 1-001b: Unable to sync registers 0x16-0x16. -110 > [ 38.101130] omap_i2c 20010000.i2c: controller timed out > > Dropping the rate to 100Khz fixes the issue. > > Reviewed-by: Devarsh Thakkar <devarsht@ti.com> > Signed-off-by: Jai Luthra <j-luthra@ti.com> Since the codec wouldn't have worked with the 400KHz, the initial DT configuration is wrong, which makes this patch a fix, and should be indicated as such. With the Fixes tag added, Reviewed-by: Aradhya Bhatia <a-bhatia1@ti.com> Regards Aradhya > --- > arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts > index c689d3da2def..866b2725f775 100644 > --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts > +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts > @@ -261,7 +261,7 @@ &main_i2c1 { > status = "okay"; > pinctrl-names = "default"; > pinctrl-0 = <&main_i2c1_pins_default>; > - clock-frequency = <400000>; > + clock-frequency = <100000>; > > exp1: gpio@22 { > compatible = "ti,tca6424"; >
Hi Aradhya, On Oct 03, 2023 at 10:54:12 +0530, Aradhya Bhatia wrote: > > > On 28-Sep-23 14:54, Jai Luthra wrote: > > The TLV320AIC3106 audio codec is interfaced on the i2c-1 bus. With the > > default rate of 400Khz the i2c register writes fail to sync: > > > > [ 36.026387] tlv320aic3x 1-001b: Unable to sync registers 0x16-0x16. -110 > > [ 38.101130] omap_i2c 20010000.i2c: controller timed out > > > > Dropping the rate to 100Khz fixes the issue. > > > > Reviewed-by: Devarsh Thakkar <devarsht@ti.com> > > Signed-off-by: Jai Luthra <j-luthra@ti.com> > > Since the codec wouldn't have worked with the 400KHz, the initial DT > configuration is wrong, which makes this patch a fix, and should be > indicated as such. I am slightly confused, as the codec node was not enumerated before this series, and i2c-1 configuration @ 400Khz works for the GPIO expanders present. My understanding is that a Fixes: tag would mean we backport this patch to older releases, but that would not really be necessary here as nothing was per se "broken" before this series. Will discuss this offline with you and Vignesh and send a v3. > > With the Fixes tag added, > > Reviewed-by: Aradhya Bhatia <a-bhatia1@ti.com> > > Regards > Aradhya > > > --- > > arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 2 +- > > 1 file changed, 1 insertion(+), 1 deletion(-) > > > > diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts > > index c689d3da2def..866b2725f775 100644 > > --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts > > +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts > > @@ -261,7 +261,7 @@ &main_i2c1 { > > status = "okay"; > > pinctrl-names = "default"; > > pinctrl-0 = <&main_i2c1_pins_default>; > > - clock-frequency = <400000>; > > + clock-frequency = <100000>; > > > > exp1: gpio@22 { > > compatible = "ti,tca6424"; > > >
diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts index c689d3da2def..866b2725f775 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -261,7 +261,7 @@ &main_i2c1 { status = "okay"; pinctrl-names = "default"; pinctrl-0 = <&main_i2c1_pins_default>; - clock-frequency = <400000>; + clock-frequency = <100000>; exp1: gpio@22 { compatible = "ti,tca6424";