Message ID | 20230919103913.463156-2-andre.przywara@arm.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:172:b0:3f2:4152:657d with SMTP id h50csp3287049vqi; Tue, 19 Sep 2023 03:49:27 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF3uR3j6L1xOz4dtqI3sVZ5PhrHsCZQUKxQLsW661sNXxYCyIGVdDm5U5Ul6IoXAJrdJHM0 X-Received: by 2002:a05:6a20:96d7:b0:152:3e16:3f0b with SMTP id hq23-20020a056a2096d700b001523e163f0bmr8622433pzc.46.1695120567212; Tue, 19 Sep 2023 03:49:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695120567; cv=none; d=google.com; s=arc-20160816; b=FSlLvS7UoUori4iI9yAxQvwtrr9aYW9nsO0DxY0LaFddrNi/hL5SxKq86LHRU87BUe A8NKFr39nq+yfYRTfnFegQZFrV6Ws+n5MAQAx8Ug2tCmbRtjxWxmCB69EfJ8M5Wm281S Zb6qj8Au/kvwsN+RcLQ87uEKHJa8nRjLX/VvS/2i/WVPeG0Pz7gSFcnBA0T9hTft9jOL qmzWK5JFsO1S9tGK6UUjasPiva2HldMmL78Bg1oiq32wMEAh62Gt2yYXtFhSIsE462Lk lW6pJejftK4VFYff92MvchZlAMgpO8S8VhkquOlreS+2TWOqDfNV6eXs8SowQ/hstpgR XY+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=s9BWuPFbmQNk9l4hxbmCGEzrUx7aAGGjTfc1yCObXGo=; fh=6Pv8GJxBPgLEOb7aBKvQ0v66ty4eQcOaKyfCFyguvUU=; b=0wsRZSDuPh71eKK2qKr8x1WITR/68595+w0DPxZ+LdA8e5NAMjtKJndUJWIK6y83RC aHF6h21k+8XtDIzVkycPzIIGCKxXP+8WW3K1LN/DtOe2hTZ0FKd+/1UDXbkOW3X9p5LM 8GcFRCP1P9hOYkAlSXBKeABpMZy1hIN49RiTiTH+w9JYs/2QEEn8/RR/RsSh6yE4GU3U fS3hiBdldrrYBmTAJjmnLDiI2ne4Urou8TLkkhoPoYRpGG5h3BhiiNXOc/HbwG5HrF0n NLXIocFx9X0vo5erFZO742CLpcO+3m4HxpUamig1dEBR1A9B4lcVwo0TB2EuPkgoI6Kn OfyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from snail.vger.email (snail.vger.email. [2620:137:e000::3:7]) by mx.google.com with ESMTPS id ef6-20020a056a002c8600b0069029c49b66si9489201pfb.60.2023.09.19.03.49.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 Sep 2023 03:49:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 43F2B802B046; Tue, 19 Sep 2023 03:39:56 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231817AbjISKjq (ORCPT <rfc822;toshivichauhan@gmail.com> + 26 others); Tue, 19 Sep 2023 06:39:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53318 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231580AbjISKjb (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 19 Sep 2023 06:39:31 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id D2112F0; Tue, 19 Sep 2023 03:39:22 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id D3E6FC15; Tue, 19 Sep 2023 03:39:59 -0700 (PDT) Received: from donnerap.arm.com (donnerap.manchester.arm.com [10.32.101.50]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 86DA23F67D; Tue, 19 Sep 2023 03:39:20 -0700 (PDT) From: Andre Przywara <andre.przywara@arm.com> To: Lee Jones <lee@kernel.org>, Chen-Yu Tsai <wens@csie.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org> Cc: Icenowy Zheng <uwu@icenowy.me>, Mark Brown <broonie@kernel.org>, Jernej Skrabec <jernej.skrabec@gmail.com>, Samuel Holland <samuel@sholland.org>, Shengyu Qu <wiagn233@outlook.com>, Martin Botka <martin.botka1@gmail.com>, Matthew Croughan <matthew.croughan@nix.how>, linux-sunxi@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 1/2] dt-bindings: mfd: x-powers,axp152: make interrupt optional for more chips Date: Tue, 19 Sep 2023 11:39:12 +0100 Message-Id: <20230919103913.463156-2-andre.przywara@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230919103913.463156-1-andre.przywara@arm.com> References: <20230919103913.463156-1-andre.przywara@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Tue, 19 Sep 2023 03:39:56 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1777462743490136991 X-GMAIL-MSGID: 1777462743490136991 |
Series |
mfd: axp20x: improve support without interrupts
|
|
Commit Message
Andre Przywara
Sept. 19, 2023, 10:39 a.m. UTC
All X-Powers PMICs described by this binding have an IRQ pin, and so far (almost) all boards connected this to some NMI pin or GPIO on the SoC they are connected to. However we start to see boards that omit this connection, and technically the IRQ pin is not essential to the basic PMIC operation. The existing Linux driver allows skipping the IRQ pin setup for two chips already, so update the binding to also make the DT property optional for the missing chip. And while we are at it, add the AXP313a to that list, as they are actually boards out there not connecting the IRQ pin. This allows to have DTs correctly describing those boards not wiring up the interrupt. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> --- Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-)
Comments
Dne torek, 19. september 2023 ob 12:39:12 CEST je Andre Przywara napisal(a): > All X-Powers PMICs described by this binding have an IRQ pin, and so > far (almost) all boards connected this to some NMI pin or GPIO on the SoC > they are connected to. > However we start to see boards that omit this connection, and technically > the IRQ pin is not essential to the basic PMIC operation. > > The existing Linux driver allows skipping the IRQ pin setup for two chips > already, so update the binding to also make the DT property optional for > the missing chip. And while we are at it, add the AXP313a to that list, > as they are actually boards out there not connecting the IRQ pin. > > This allows to have DTs correctly describing those boards not wiring up > the interrupt. > > Signed-off-by: Andre Przywara <andre.przywara@arm.com> > Acked-by: Conor Dooley <conor.dooley@microchip.com> Should I pick this patch through sunxi tree? Best regards, Jernej > --- > Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml | 5 ++++- > 1 file changed, 4 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml b/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml > index 9ad55746133b5..06f1779835a1e 100644 > --- a/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml > +++ b/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml > @@ -67,7 +67,10 @@ allOf: > properties: > compatible: > contains: > - const: x-powers,axp305 > + enum: > + - x-powers,axp15060 > + - x-powers,axp305 > + - x-powers,axp313a > > then: > required: >
On Sun, 24 Sep 2023, Jernej Škrabec wrote: > Dne torek, 19. september 2023 ob 12:39:12 CEST je Andre Przywara napisal(a): > > All X-Powers PMICs described by this binding have an IRQ pin, and so > > far (almost) all boards connected this to some NMI pin or GPIO on the SoC > > they are connected to. > > However we start to see boards that omit this connection, and technically > > the IRQ pin is not essential to the basic PMIC operation. > > > > The existing Linux driver allows skipping the IRQ pin setup for two chips > > already, so update the binding to also make the DT property optional for > > the missing chip. And while we are at it, add the AXP313a to that list, > > as they are actually boards out there not connecting the IRQ pin. > > > > This allows to have DTs correctly describing those boards not wiring up > > the interrupt. > > > > Signed-off-by: Andre Przywara <andre.przywara@arm.com> > > Acked-by: Conor Dooley <conor.dooley@microchip.com> > > Should I pick this patch through sunxi tree? No thank you.
On Tue, 19 Sep 2023 11:39:12 +0100, Andre Przywara wrote: > All X-Powers PMICs described by this binding have an IRQ pin, and so > far (almost) all boards connected this to some NMI pin or GPIO on the SoC > they are connected to. > However we start to see boards that omit this connection, and technically > the IRQ pin is not essential to the basic PMIC operation. > > The existing Linux driver allows skipping the IRQ pin setup for two chips > already, so update the binding to also make the DT property optional for > the missing chip. And while we are at it, add the AXP313a to that list, > as they are actually boards out there not connecting the IRQ pin. > > [...] Applied, thanks! [1/2] dt-bindings: mfd: x-powers,axp152: make interrupt optional for more chips commit: cf71329eb3a37f90c8ddec0651dc7b3fa76036c1 -- Lee Jones [李琼斯]
diff --git a/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml b/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml index 9ad55746133b5..06f1779835a1e 100644 --- a/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml +++ b/Documentation/devicetree/bindings/mfd/x-powers,axp152.yaml @@ -67,7 +67,10 @@ allOf: properties: compatible: contains: - const: x-powers,axp305 + enum: + - x-powers,axp15060 + - x-powers,axp305 + - x-powers,axp313a then: required: