Message ID | 20230721-topic-rpm_clk_cleanup-v2-1-1e506593b1bd@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9ecd:0:b0:3f2:4152:657d with SMTP id t13csp714372vqx; Tue, 12 Sep 2023 15:22:06 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHqkiB0ks32vn5Y2z/Q/bgkOdnNJcoZl+C3ckr/aJ/61qWqPj5V6/fWcaLm8goSvy3FPj5u X-Received: by 2002:a05:6358:4429:b0:13a:4855:d885 with SMTP id z41-20020a056358442900b0013a4855d885mr1288768rwc.10.1694557325747; Tue, 12 Sep 2023 15:22:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694557325; cv=none; d=google.com; s=arc-20160816; b=f4blf21W3eXoOqYenMA7wGfe29K9U+iOYf/VArj6PBOD80i4hqpuf4zU5duH4XrafI YaUglL7l1TL84cFXgOS/J5b41YMyJja7v6PQAk0AqznPwgGaYYJHwWAXGCDXOsEsREIL JYouI3NfnM+QUgeSx52h3istwaykyl1yiw+UZWZiFodPnHjhQ6Wo0YPh8Kr71qptfD1a yhDuGfIxwrs7ACB/LPCd7wxvGteaVyi7XBejjziSyt6Pvn/6yECWmVJZPABebCHAhCSU Xh/xwXSfWOCemqkVMM+zwb3+zMUzJfeYA419NDZG2VaS28vu0n7zCANacuvlNwmwrL5F GegA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=DABEF/G0wTiJLHQeIezECcYyIyidOzxpzwuEiL5oGQ8=; fh=mkez6VR8lOATQ6cYiO+jyWxTIPmkXmiQpQkxvsVL14Q=; b=dM5uLTgnKPgm3S4itlJOo8uHHRDs1gmqK7lPyQVv6lv112HyOB95YK/jfUerR3Nn2E /YN60EddSMxAPnoF/1okEPEW7uiu61P0r3rh0YF0vxSGXjDy44pgybtOLS9cA2JCJFNU wrZn92wxUDVqlg14ZRCAcUdJeCOT5jc9N9khaWdE7y3ngjuQqnRoslH4Zi0kk5RZX8VQ /m6ggooM5YW3wyUffPBT5+3YlGFTSxHe66qLPr6CvP9X1paWxdVHdV35nFzRY6PTfASn CTcqkfjM4m0cxrqSBZs8m74MkXcOdSoI7K2lxPJqw80zp25LyBOPmsmiTOdZdFtCaxoI lTPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ls7Y6eo0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from lipwig.vger.email (lipwig.vger.email. [23.128.96.33]) by mx.google.com with ESMTPS id m16-20020a63fd50000000b0057749f3cbe3si6163281pgj.289.2023.09.12.15.22.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Sep 2023 15:22:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) client-ip=23.128.96.33; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ls7Y6eo0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id 28C4381F9649; Tue, 12 Sep 2023 06:32:19 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235581AbjILNb4 (ORCPT <rfc822;pwkd43@gmail.com> + 37 others); Tue, 12 Sep 2023 09:31:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48886 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235553AbjILNbx (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 12 Sep 2023 09:31:53 -0400 Received: from mail-lf1-x130.google.com (mail-lf1-x130.google.com [IPv6:2a00:1450:4864:20::130]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 20B6910D1 for <linux-kernel@vger.kernel.org>; Tue, 12 Sep 2023 06:31:49 -0700 (PDT) Received: by mail-lf1-x130.google.com with SMTP id 2adb3069b0e04-4ff8f2630e3so9624406e87.1 for <linux-kernel@vger.kernel.org>; Tue, 12 Sep 2023 06:31:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1694525507; x=1695130307; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DABEF/G0wTiJLHQeIezECcYyIyidOzxpzwuEiL5oGQ8=; b=ls7Y6eo0R/OJO+QSvzvPGXPSV0pD4bmuETal5WCdxtytsEEN8fIWgdgKLkorLViub/ u6AxyonIbf4wZA9oD33jZuEGOeAhqMxqc5XG2Pv3Z34LtMArNfP9m5eSSmEayhUvoXt4 21mQrj1wNukCimt9Q7i+SqKVIos3ca88nYj9K6bmNSOgbt+lg7RV7GXfBTexJlP1pvsZ 0HVfzctEx2SQdqmSPvZn+2M9ASKbofr0au6bGNvvMXPkCiXc98uW8fQAyfTHT9SzIfaA 63pP4/KycIngObvzwi0+43Va8/KJfG2Fnr5EmMAOJcexLalWNTRMo3r6Tg68uOZwIm3Q D6gQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1694525507; x=1695130307; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DABEF/G0wTiJLHQeIezECcYyIyidOzxpzwuEiL5oGQ8=; b=JoPRzSUQq5/iufZm/9gImqXy2sSNAO+t+Mk1LiOh2YQ5KWFfVqbjDutkcVgKXMdTwL c2joriHI9/FiRNJqz+DI1xLR6RzTy+3wR7DsNubtR9GzdX2qDe8KfSEdUALSvsTAryFm 2kNNHmf8Tv+4/rQGlB1RDnzewcX8rx/NWJmxGXE7UM8gQDk7tYd4csU1boDQavE/gq0c KDEcphcnynuu55DwIdaQ8qWOiIPWcm2q/Swt8F+nJcigy079UWvZk0LXDVCRvyCRy3Lj LOAOOdkQPCtawkCXgvIYFpg6vRBVBxciVDlIg4+z1Gp3APNp4kuHZSWpTeZP/3UPG2Dw fUZQ== X-Gm-Message-State: AOJu0Yz7rDjtr/U4kkhG+S17qiJps9TQkTDYoXZgmDAbBzI1KWrCEh6Q cPj7b0JoITQD9lWjwBZBzWUHRw== X-Received: by 2002:ac2:446f:0:b0:500:a08e:2fcf with SMTP id y15-20020ac2446f000000b00500a08e2fcfmr9054444lfl.47.1694525507137; Tue, 12 Sep 2023 06:31:47 -0700 (PDT) Received: from [10.167.154.1] (178235177248.dynamic-4-waw-k-1-1-0.vectranet.pl. [178.235.177.248]) by smtp.gmail.com with ESMTPSA id j2-20020aa7ca42000000b0052a401d8ef6sm5983830edt.71.2023.09.12.06.31.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Sep 2023 06:31:46 -0700 (PDT) From: Konrad Dybcio <konrad.dybcio@linaro.org> Date: Tue, 12 Sep 2023 15:31:39 +0200 Subject: [PATCH v2 01/14] arm64: dts: qcom: msm8916: Drop RPM bus clocks MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20230721-topic-rpm_clk_cleanup-v2-1-1e506593b1bd@linaro.org> References: <20230721-topic-rpm_clk_cleanup-v2-0-1e506593b1bd@linaro.org> In-Reply-To: <20230721-topic-rpm_clk_cleanup-v2-0-1e506593b1bd@linaro.org> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Mathieu Poirier <mathieu.poirier@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Manivannan Sadhasivam <mani@kernel.org>, Sibi Sankar <quic_sibis@quicinc.com>, Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>, Joerg Roedel <joro@8bytes.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Wesley Cheng <quic_wcheng@quicinc.com> Cc: Marijn Suijten <marijn.suijten@somainline.org>, Alexey Minnekhanov <alexeymin@postmarketos.org>, linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, linux-usb@vger.kernel.org, Konrad Dybcio <konrad.dybcio@linaro.org> X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1694525501; l=1386; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=jgPLe87izszPiDVl35EMBCgsp6Vij2I7vaEdqKi1gBU=; b=2fKLEWzJA+nSA/bz6EqA9PkDhmKN7tvdi3UL3T8CJtwuqm+enkROCBJOZJCyfnGnGB+n0FMjD DM7sq1O8eOWDGxuI1JAPanQEN8YsRm7jUt5bJY+TEsyv1w4auLZg6gs X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Tue, 12 Sep 2023 06:32:19 -0700 (PDT) X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1776872142399411654 X-GMAIL-MSGID: 1776872142399411654 |
Series |
Clean up RPM bus clocks remnants
|
|
Commit Message
Konrad Dybcio
Sept. 12, 2023, 1:31 p.m. UTC
These clocks are now handled from within the icc framework and are
no longer registered from within the CCF. Remove them.
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
---
arch/arm64/boot/dts/qcom/msm8916.dtsi | 9 ---------
1 file changed, 9 deletions(-)
Comments
On 12/09/2023 15:31, Konrad Dybcio wrote: > These clocks are now handled from within the icc framework and are That's a driver behavior, not hardware. > no longer registered from within the CCF. Remove them. > Changes in Linux clock drivers should not cause some clocks to disappear from DTS... Best regards, Krzysztof
On 13.09.2023 09:07, Krzysztof Kozlowski wrote: > On 12/09/2023 15:31, Konrad Dybcio wrote: >> These clocks are now handled from within the icc framework and are > > That's a driver behavior, not hardware. I believe we've been over this already.. The rationale behind this change is: that hardware, which falls under the "interconnect" class, was previously misrepresented as a bunch of clocks. There are clocks underneath, but accessing them directly would be equivalent to e.g. circumventing the PHY subsystem and initializing your UFS PHY from within the UFS device. Konrad > >> no longer registered from within the CCF. Remove them. >> > > Changes in Linux clock drivers should not cause some clocks to disappear > from DTS... > > > Best regards, > Krzysztof >
On 13/09/2023 10:47, Konrad Dybcio wrote: > On 13.09.2023 09:07, Krzysztof Kozlowski wrote: >> On 12/09/2023 15:31, Konrad Dybcio wrote: >>> These clocks are now handled from within the icc framework and are >> >> That's a driver behavior, not hardware. > I believe we've been over this already.. > > The rationale behind this change is: that hardware, which falls > under the "interconnect" class, was previously misrepresented as > a bunch of clocks. There are clocks underneath, but accessing them > directly would be equivalent to e.g. circumventing the PHY subsystem > and initializing your UFS PHY from within the UFS device. And every time one write such commit msg, how should we remember there is some exception and actually it is about clock representation not CCF or ICC framework. Best regards, Krzysztof
On 13.09.2023 10:53, Krzysztof Kozlowski wrote: > On 13/09/2023 10:47, Konrad Dybcio wrote: >> On 13.09.2023 09:07, Krzysztof Kozlowski wrote: >>> On 12/09/2023 15:31, Konrad Dybcio wrote: >>>> These clocks are now handled from within the icc framework and are >>> >>> That's a driver behavior, not hardware. >> I believe we've been over this already.. >> >> The rationale behind this change is: that hardware, which falls >> under the "interconnect" class, was previously misrepresented as >> a bunch of clocks. There are clocks underneath, but accessing them >> directly would be equivalent to e.g. circumventing the PHY subsystem >> and initializing your UFS PHY from within the UFS device. > > And every time one write such commit msg, how should we remember there > is some exception and actually it is about clock representation not CCF > or ICC framework. So is your reply essentially "fine, but please make it clear in each commit message"? Konrad
On 13/09/2023 12:48, Konrad Dybcio wrote: > On 13.09.2023 10:53, Krzysztof Kozlowski wrote: >> On 13/09/2023 10:47, Konrad Dybcio wrote: >>> On 13.09.2023 09:07, Krzysztof Kozlowski wrote: >>>> On 12/09/2023 15:31, Konrad Dybcio wrote: >>>>> These clocks are now handled from within the icc framework and are >>>> >>>> That's a driver behavior, not hardware. >>> I believe we've been over this already.. >>> >>> The rationale behind this change is: that hardware, which falls >>> under the "interconnect" class, was previously misrepresented as >>> a bunch of clocks. There are clocks underneath, but accessing them >>> directly would be equivalent to e.g. circumventing the PHY subsystem >>> and initializing your UFS PHY from within the UFS device. >> >> And every time one write such commit msg, how should we remember there >> is some exception and actually it is about clock representation not CCF >> or ICC framework. > So is your reply essentially "fine, but please make it clear in > each commit message"? I am fine with this change. If commit msg had such statement, I would not have doubts :/ Best regards, Krzysztof
On 13.09.2023 13:14, Krzysztof Kozlowski wrote: > On 13/09/2023 12:48, Konrad Dybcio wrote: >> On 13.09.2023 10:53, Krzysztof Kozlowski wrote: >>> On 13/09/2023 10:47, Konrad Dybcio wrote: >>>> On 13.09.2023 09:07, Krzysztof Kozlowski wrote: >>>>> On 12/09/2023 15:31, Konrad Dybcio wrote: >>>>>> These clocks are now handled from within the icc framework and are >>>>> >>>>> That's a driver behavior, not hardware. >>>> I believe we've been over this already.. >>>> >>>> The rationale behind this change is: that hardware, which falls >>>> under the "interconnect" class, was previously misrepresented as >>>> a bunch of clocks. There are clocks underneath, but accessing them >>>> directly would be equivalent to e.g. circumventing the PHY subsystem >>>> and initializing your UFS PHY from within the UFS device. >>> >>> And every time one write such commit msg, how should we remember there >>> is some exception and actually it is about clock representation not CCF >>> or ICC framework. >> So is your reply essentially "fine, but please make it clear in >> each commit message"? > > I am fine with this change. If commit msg had such statement, I would > not have doubts :/ Ok, I'll resend, thanks for confirming! Konrad
On 9/13/2023 7:14 PM, Konrad Dybcio wrote: > On 13.09.2023 13:14, Krzysztof Kozlowski wrote: >> On 13/09/2023 12:48, Konrad Dybcio wrote: >>> On 13.09.2023 10:53, Krzysztof Kozlowski wrote: >>>> On 13/09/2023 10:47, Konrad Dybcio wrote: >>>>> On 13.09.2023 09:07, Krzysztof Kozlowski wrote: >>>>>> On 12/09/2023 15:31, Konrad Dybcio wrote: >>>>>>> These clocks are now handled from within the icc framework and are >>>>>> >>>>>> That's a driver behavior, not hardware. >>>>> I believe we've been over this already.. >>>>> >>>>> The rationale behind this change is: that hardware, which falls >>>>> under the "interconnect" class, was previously misrepresented as >>>>> a bunch of clocks. There are clocks underneath, but accessing them >>>>> directly would be equivalent to e.g. circumventing the PHY subsystem >>>>> and initializing your UFS PHY from within the UFS device. >>>> >>>> And every time one write such commit msg, how should we remember there >>>> is some exception and actually it is about clock representation not CCF >>>> or ICC framework. >>> So is your reply essentially "fine, but please make it clear in >>> each commit message"? >> >> I am fine with this change. If commit msg had such statement, I would >> not have doubts :/ > Ok, I'll resend, thanks for confirming! Is there any one continue working on this? The bindings already merged while the dtb is not consistent with current binding files. So dt bindings checks are failed actually. > > Konrad > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 33fb65d73104..8c2ec09f57c4 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -519,9 +519,6 @@ bimc: interconnect@400000 { compatible = "qcom,msm8916-bimc"; reg = <0x00400000 0x62000>; #interconnect-cells = <1>; - clock-names = "bus", "bus_a"; - clocks = <&rpmcc RPM_SMD_BIMC_CLK>, - <&rpmcc RPM_SMD_BIMC_A_CLK>; }; tsens: thermal-sensor@4a9000 { @@ -554,18 +551,12 @@ pcnoc: interconnect@500000 { compatible = "qcom,msm8916-pcnoc"; reg = <0x00500000 0x11000>; #interconnect-cells = <1>; - clock-names = "bus", "bus_a"; - clocks = <&rpmcc RPM_SMD_PCNOC_CLK>, - <&rpmcc RPM_SMD_PCNOC_A_CLK>; }; snoc: interconnect@580000 { compatible = "qcom,msm8916-snoc"; reg = <0x00580000 0x14000>; #interconnect-cells = <1>; - clock-names = "bus", "bus_a"; - clocks = <&rpmcc RPM_SMD_SNOC_CLK>, - <&rpmcc RPM_SMD_SNOC_A_CLK>; }; stm: stm@802000 {