[v2,05/10] dt-bindings: interconnect: Add sm8350, sc8280xp and generic OSM L3 compatibles
Message ID | 20221111032515.3460-6-quic_bjorande@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp516049wru; Thu, 10 Nov 2022 19:28:24 -0800 (PST) X-Google-Smtp-Source: AA0mqf6m0Y/gRQDXv8YEn3wcguslqOcBf/5sQyxK1DlcGvjtS0p+GfTv+jWBvse44sqXobz/SyHv X-Received: by 2002:a17:902:b7c5:b0:186:5eab:8631 with SMTP id v5-20020a170902b7c500b001865eab8631mr314255plz.134.1668137303837; Thu, 10 Nov 2022 19:28:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668137303; cv=none; d=google.com; s=arc-20160816; b=ioq896yBpSjfanOcLD0pj4xYweVJ+FlK4aix3ZbJGFUCI7GoqVwr1dsHTEcUrae2Vi fkM55qYiS5nm9hVdgPK3Y450jeQV7phg1oPXGJGS2ATUsMGOm5AoECj9nA2fDDs5Kdeb TKBXTqUnrvmJsAjYQ4M2XsE71XkNXuHOeTNzs17l2faGY6wYZMr1vg94OZrVMvMq5gCK cJEl63zmqml+5MzW9KaNA/EI6dr7W7vodFiwqZD+u0bYWzoyv4BXlLz7UrlrNqrYXk7p M5F/f3iU3R5BIzRqpTrI201JXFtDMk095vtzqKkQJjz/sVkk5IyPheyIg/HDh0/bqYJV wRaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=MexMrkaWeR7RAiApT1mAXj1kV44/EYUumrwGtULmquA=; b=PaUyUcP047wCnjpyDP3c5Jyb9PbEWO/fau5nq1cgsybfvc63qOlnbd82RRAYFjnohl Nim+xyp930jhSp87URwWeh3kw2QaC30Lrn3fs+Xyq8rz2qdtN7eY76GWvSVjGx2xzvWD 05SJOLhl35H9L4BfvPdFB9VWMz6+4YGl6CzovTjqROe3wGfOS8rFVOnG6x18SawHBJSf MBzwH1lEWz7SW0XykFUjgIMV7mcrN1QGVAZ4955quMolpy0YAn/m7K008TEOYq6oouge jbrMGDlHu3RnyKUpyBK6P77XfpBfJDgSvcRQGVul6QCfcIBmFaRl2EuKGn1pXxx2P0Mg M9Cw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=LSvAXdCN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 198-20020a6306cf000000b004613324b2f8si1133296pgg.747.2022.11.10.19.28.10; Thu, 10 Nov 2022 19:28:23 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=LSvAXdCN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232732AbiKKDZi (ORCPT <rfc822;winker.wchi@gmail.com> + 99 others); Thu, 10 Nov 2022 22:25:38 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57190 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229586AbiKKDZg (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 10 Nov 2022 22:25:36 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7159E5986C; Thu, 10 Nov 2022 19:25:35 -0800 (PST) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 2AB393i0016222; Fri, 11 Nov 2022 03:25:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=MexMrkaWeR7RAiApT1mAXj1kV44/EYUumrwGtULmquA=; b=LSvAXdCNBugu/IM2TS9rHAlglBvyejjD0t+6Fs3UIFC+mG5bQm1P42BYF8ugiuakZKbz hqdT1nA399GQNyUqujwMNcQ3DGkEutniINr1sNBvYyHGzqyUn4SjtjuyXJ+Zn+C4q040 061YKX/HQ75k3/X3ob72qRlg68wsO3u6WAf0qUB+9nd5DnvfQWZI+6sDMqMtFOVkHeHm G35Vo5U3/m8VIBf/xqvszf+YH8aX5z3Mc4qWVx1mSSG+zDuXapm+p4/fi4MbVU/9G+0G R/oHUuBcQ6+gIUlG85wJ2dFHZxaWkiphNonRYDKj4JKpfPD7jT8P8zmp3Owk2wFlAWfF eg== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3ksah3rfq5-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 11 Nov 2022 03:25:24 +0000 Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 2AB3PNK2013434 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 11 Nov 2022 03:25:23 GMT Received: from th-lint-050.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.29; Thu, 10 Nov 2022 19:25:23 -0800 From: Bjorn Andersson <quic_bjorande@quicinc.com> To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, Georgi Djakov <djakov@kernel.org>, Rob Herring <robh+dt@kernel.org>, Sibi Sankar <quic_sibis@quicinc.com> CC: Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@somainline.org>, Mike Tipton <quic_mdtipton@quicinc.com>, Johan Hovold <johan+linaro@kernel.org>, <linux-arm-msm@vger.kernel.org>, <linux-pm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH v2 05/10] dt-bindings: interconnect: Add sm8350, sc8280xp and generic OSM L3 compatibles Date: Thu, 10 Nov 2022 19:25:10 -0800 Message-ID: <20221111032515.3460-6-quic_bjorande@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20221111032515.3460-1-quic_bjorande@quicinc.com> References: <20221111032515.3460-1-quic_bjorande@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: jUVzIdoWGF6Bo4jXCnRodUhrgAxgm6TE X-Proofpoint-ORIG-GUID: jUVzIdoWGF6Bo4jXCnRodUhrgAxgm6TE X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.895,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-11-10_14,2022-11-09_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 mlxlogscore=999 suspectscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 adultscore=0 clxscore=1015 mlxscore=0 spamscore=0 bulkscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2210170000 definitions=main-2211110021 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749168741634723677?= X-GMAIL-MSGID: =?utf-8?q?1749168741634723677?= |
Series |
interconnect: osm-l3: SC8280XP L3 and DDR scaling
|
|
Commit Message
Bjorn Andersson
Nov. 11, 2022, 3:25 a.m. UTC
Add EPSS L3 compatibles for sm8350 and sc8280xp, but while at it also introduce generic compatible for both qcom,osm-l3 and qcom,epss-l3. Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> Tested-by: Steev Klimaszewski <steev@kali.org> --- Changes since v1: - Fixed oneOf to be valid schema - Fixed example to follow schema .../bindings/interconnect/qcom,osm-l3.yaml | 24 ++++++++++++------- 1 file changed, 16 insertions(+), 8 deletions(-)
Comments
On 11/11/2022 04:25, Bjorn Andersson wrote: > Add EPSS L3 compatibles for sm8350 and sc8280xp, but while at it also > introduce generic compatible for both qcom,osm-l3 and qcom,epss-l3. > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> > Tested-by: Steev Klimaszewski <steev@kali.org> > --- Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
On 11/11/22 08:55, Bjorn Andersson wrote: > Add EPSS L3 compatibles for sm8350 and sc8280xp, but while at it also > introduce generic compatible for both qcom,osm-l3 and qcom,epss-l3. > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> > Tested-by: Steev Klimaszewski <steev@kali.org> > --- > > Changes since v1: > - Fixed oneOf to be valid schema > - Fixed example to follow schema > > .../bindings/interconnect/qcom,osm-l3.yaml | 24 ++++++++++++------- > 1 file changed, 16 insertions(+), 8 deletions(-) > > diff --git a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml > index bf538c0c5a81..aadae4424ba9 100644 > --- a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml > +++ b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml > @@ -16,13 +16,21 @@ description: > > properties: > compatible: > - enum: > - - qcom,sc7180-osm-l3 > - - qcom,sc7280-epss-l3 > - - qcom,sc8180x-osm-l3 > - - qcom,sdm845-osm-l3 > - - qcom,sm8150-osm-l3 > - - qcom,sm8250-epss-l3 > + oneOf: > + - items: > + - enum: > + - qcom,sc7180-osm-l3 > + - qcom,sc8180x-osm-l3 > + - qcom,sdm845-osm-l3 > + - qcom,sm8150-osm-l3 > + - const: qcom,osm-l3 > + - items: > + - enum: > + - qcom,sc7280-epss-l3 > + - qcom,sc8280xp-epss-l3 > + - qcom,sm8250-epss-l3 > + - qcom,sm8350-epss-l3 > + - const: qcom,epss-l3 isn't it incorrect to describe qcom,epss-l3 as a working backup compatible for sc7280-epss-l3 and sm8250-epss-l3? Shouldn't we just add another items list with those 2 as enums? > > reg: > maxItems: 1 > @@ -56,7 +64,7 @@ examples: > #define RPMH_CXO_CLK 0 > > osm_l3: interconnect@17d41000 { > - compatible = "qcom,sdm845-osm-l3"; > + compatible = "qcom,sdm845-osm-l3", "qcom,osm-l3"; > reg = <0x17d41000 0x1400>; > > clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
On Fri, Nov 11, 2022 at 04:02:42PM +0530, Sibi Sankar wrote: > > > On 11/11/22 08:55, Bjorn Andersson wrote: > > Add EPSS L3 compatibles for sm8350 and sc8280xp, but while at it also > > introduce generic compatible for both qcom,osm-l3 and qcom,epss-l3. > > > > Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> > > Tested-by: Steev Klimaszewski <steev@kali.org> > > --- > > > > Changes since v1: > > - Fixed oneOf to be valid schema > > - Fixed example to follow schema > > > > .../bindings/interconnect/qcom,osm-l3.yaml | 24 ++++++++++++------- > > 1 file changed, 16 insertions(+), 8 deletions(-) > > > > diff --git a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml > > index bf538c0c5a81..aadae4424ba9 100644 > > --- a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml > > +++ b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml > > @@ -16,13 +16,21 @@ description: > > properties: > > compatible: > > - enum: > > - - qcom,sc7180-osm-l3 > > - - qcom,sc7280-epss-l3 > > - - qcom,sc8180x-osm-l3 > > - - qcom,sdm845-osm-l3 > > - - qcom,sm8150-osm-l3 > > - - qcom,sm8250-epss-l3 > > + oneOf: > > + - items: > > + - enum: > > + - qcom,sc7180-osm-l3 > > + - qcom,sc8180x-osm-l3 > > + - qcom,sdm845-osm-l3 > > + - qcom,sm8150-osm-l3 > > + - const: qcom,osm-l3 > > + - items: > > + - enum: > > + - qcom,sc7280-epss-l3 > > + - qcom,sc8280xp-epss-l3 > > + - qcom,sm8250-epss-l3 > > + - qcom,sm8350-epss-l3 > > + - const: qcom,epss-l3 > > isn't it incorrect to describe qcom,epss-l3 as a working > backup compatible for sc7280-epss-l3 and sm8250-epss-l3? > Shouldn't we just add another items list with those 2 as > enums? > I was about to agree, but the difference between the two sets are which registers we use to request the speed. And per our recent discussion, I was under the impression that this would be a property of BIT(0) in 0xb0 being set, not which platform we're running on. If that's the case then they are indeed compatible and we should adjust .ref_perf_state based on per-core DCVS being set or not. So I do think this description is appropriate... Regards, Bjorn > > reg: > > maxItems: 1 > > @@ -56,7 +64,7 @@ examples: > > #define RPMH_CXO_CLK 0 > > osm_l3: interconnect@17d41000 { > > - compatible = "qcom,sdm845-osm-l3"; > > + compatible = "qcom,sdm845-osm-l3", "qcom,osm-l3"; > > reg = <0x17d41000 0x1400>; > > clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
On 11/11/22 23:38, Bjorn Andersson wrote: > On Fri, Nov 11, 2022 at 04:02:42PM +0530, Sibi Sankar wrote: >> >> >> On 11/11/22 08:55, Bjorn Andersson wrote: >>> Add EPSS L3 compatibles for sm8350 and sc8280xp, but while at it also >>> introduce generic compatible for both qcom,osm-l3 and qcom,epss-l3. >>> >>> Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> >>> Tested-by: Steev Klimaszewski <steev@kali.org> >>> --- >>> >>> Changes since v1: >>> - Fixed oneOf to be valid schema >>> - Fixed example to follow schema >>> >>> .../bindings/interconnect/qcom,osm-l3.yaml | 24 ++++++++++++------- >>> 1 file changed, 16 insertions(+), 8 deletions(-) >>> >>> diff --git a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml >>> index bf538c0c5a81..aadae4424ba9 100644 >>> --- a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml >>> +++ b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml >>> @@ -16,13 +16,21 @@ description: >>> properties: >>> compatible: >>> - enum: >>> - - qcom,sc7180-osm-l3 >>> - - qcom,sc7280-epss-l3 >>> - - qcom,sc8180x-osm-l3 >>> - - qcom,sdm845-osm-l3 >>> - - qcom,sm8150-osm-l3 >>> - - qcom,sm8250-epss-l3 >>> + oneOf: >>> + - items: >>> + - enum: >>> + - qcom,sc7180-osm-l3 >>> + - qcom,sc8180x-osm-l3 >>> + - qcom,sdm845-osm-l3 >>> + - qcom,sm8150-osm-l3 >>> + - const: qcom,osm-l3 >>> + - items: >>> + - enum: >>> + - qcom,sc7280-epss-l3 >>> + - qcom,sc8280xp-epss-l3 >>> + - qcom,sm8250-epss-l3 >>> + - qcom,sm8350-epss-l3 >>> + - const: qcom,epss-l3 >> >> isn't it incorrect to describe qcom,epss-l3 as a working >> backup compatible for sc7280-epss-l3 and sm8250-epss-l3? >> Shouldn't we just add another items list with those 2 as >> enums? >> > > I was about to agree, but the difference between the two sets are which > registers we use to request the speed. > > And per our recent discussion, I was under the impression that this > would be a property of BIT(0) in 0xb0 being set, not which platform > we're running on. > > If that's the case then they are indeed compatible and we should adjust > .ref_perf_state based on per-core DCVS being set or not. > > > So I do think this description is appropriate... Reviewed-by: Sibi Sankar <quic_sibis@quicinc.com> > > Regards, > Bjorn > >>> reg: >>> maxItems: 1 >>> @@ -56,7 +64,7 @@ examples: >>> #define RPMH_CXO_CLK 0 >>> osm_l3: interconnect@17d41000 { >>> - compatible = "qcom,sdm845-osm-l3"; >>> + compatible = "qcom,sdm845-osm-l3", "qcom,osm-l3"; >>> reg = <0x17d41000 0x1400>; >>> clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
diff --git a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml index bf538c0c5a81..aadae4424ba9 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml @@ -16,13 +16,21 @@ description: properties: compatible: - enum: - - qcom,sc7180-osm-l3 - - qcom,sc7280-epss-l3 - - qcom,sc8180x-osm-l3 - - qcom,sdm845-osm-l3 - - qcom,sm8150-osm-l3 - - qcom,sm8250-epss-l3 + oneOf: + - items: + - enum: + - qcom,sc7180-osm-l3 + - qcom,sc8180x-osm-l3 + - qcom,sdm845-osm-l3 + - qcom,sm8150-osm-l3 + - const: qcom,osm-l3 + - items: + - enum: + - qcom,sc7280-epss-l3 + - qcom,sc8280xp-epss-l3 + - qcom,sm8250-epss-l3 + - qcom,sm8350-epss-l3 + - const: qcom,epss-l3 reg: maxItems: 1 @@ -56,7 +64,7 @@ examples: #define RPMH_CXO_CLK 0 osm_l3: interconnect@17d41000 { - compatible = "qcom,sdm845-osm-l3"; + compatible = "qcom,sdm845-osm-l3", "qcom,osm-l3"; reg = <0x17d41000 0x1400>; clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;