Message ID | 20230728173438.12995-2-a-bhatia1@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:918b:0:b0:3e4:2afc:c1 with SMTP id s11csp616144vqg; Fri, 28 Jul 2023 11:24:21 -0700 (PDT) X-Google-Smtp-Source: APBJJlHAPcVPZPDMaysc5S1OWC7A2ye8sbEUnME2+9TtaJl1VhsYELUEQkNz6fIMCbDLs9mL0DWp X-Received: by 2002:a05:6808:ddd:b0:3a4:2204:e9e6 with SMTP id g29-20020a0568080ddd00b003a42204e9e6mr3969229oic.21.1690568661345; Fri, 28 Jul 2023 11:24:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690568661; cv=none; d=google.com; s=arc-20160816; b=tKnJs4sN9ixTvLl7uD146iI5XGlbtKUacnSPfwZgfEbe0JZb/Zg0jPJp4otIG8iukp 03oRKQBjd5Gh8vM1RcxuK9wfJFh1DPKXT2wy7KZuSmM6ffqIuM+IU9Ev/nY8DfIzYK4u YCLPZ82TEe2DmM4KLp1qGpMwBGs9JpJvotAXYZ2W5O22rixYJGch8zODxZu7dFMVZy6W t9TMIVlxpJ5bCtNdVUAYxq++Hcimwahg4wqqPRqlmqovMlT3iUGBhdAM8uqKpeLAo/Dq rKO2CipYcnxFGXdqOLbmwXvrYnemosGbxFDK/w+PyS2tu0xMiOTQz3D6SKVSuSGWgs+M uwNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=MOLHCWreKJ2rhA1byXhX1C2yjsQpFL8ke8qzPBhzQ3E=; fh=W7ZzonE/z1HP1ane91HfLkUk/QZrvQBRyKLLpGh5ej0=; b=oWCHu/r8xs+doY7v1nLIphOlr+pAZogytRDQdAUVxBNOuGgWIot2Plev2PfuwYoxt0 2SZai+eKu5xFPCjIaBrk1V5J10l8Xxb2ms6Jtw6suwrK30G3bomKHFM59/bfJzYigZfj io5BEoI6JhEL5W9dFyaZpW4H/O5G7V7BmvQVV/iFglWBm68LO9P+h43M3Bt2vmdROjeO 32Ds6cPhoapxKSHNMgyuqqCv69k/vyRvL4hNqF9WM4njjCsMUM5pQI3/hmMroiV2JjE0 BjSSH1jCVaNAY+bWLFtxV+zDEz6XLVhdm3uEFVIx+Q9mRZ9nmFXXwlUP49/y6ckjnsOh yezw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SXdUjPaz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i7-20020a17090a64c700b00263ba5d7088si4846537pjm.48.2023.07.28.11.24.08; Fri, 28 Jul 2023 11:24:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SXdUjPaz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234496AbjG1RfC (ORCPT <rfc822;hanasaki@gmail.com> + 99 others); Fri, 28 Jul 2023 13:35:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59736 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229459AbjG1RfA (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 28 Jul 2023 13:35:00 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 04F052D7E; Fri, 28 Jul 2023 10:34:57 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 36SHYfDv124814; Fri, 28 Jul 2023 12:34:41 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1690565681; bh=MOLHCWreKJ2rhA1byXhX1C2yjsQpFL8ke8qzPBhzQ3E=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=SXdUjPaz8L4EqpxcTl+3AdjhfVHt2xdAPqzBnyEJglgNSaicEYmpcwtPxktGmsM2r zEQQbm1ObYAdKBxdkD3RiJPfVRopVRNCwr4X4nb7DAHI/ibb2U2Vf2tKV3CLdErTVF Obw9KjoQzxTkhJJSnVaQCtBcfQuIGF36EUiq+tPw= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 36SHYf0N020852 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 28 Jul 2023 12:34:41 -0500 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 28 Jul 2023 12:34:41 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 28 Jul 2023 12:34:41 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 36SHYe4F003975; Fri, 28 Jul 2023 12:34:41 -0500 From: Aradhya Bhatia <a-bhatia1@ti.com> To: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>, Tero Kristo <kristo@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Catalin Marinas <catalin.marinas@arm.com>, Conor Dooley <conor+dt@kernel.org> CC: Devicetree List <devicetree@vger.kernel.org>, Linux Kernel List <linux-kernel@vger.kernel.org>, Linux ARM Kernel List <linux-arm-kernel@lists.infradead.org>, Tomi Valkeinen <tomi.valkeinen@ideasonboard.com>, Rahul T R <r-ravikumar@ti.com>, Devarsh Thakkar <devarsht@ti.com>, Jai Luthra <j-luthra@ti.com>, Jayesh Choudhary <j-choudhary@ti.com>, Aradhya Bhatia <a-bhatia1@ti.com> Subject: [PATCH v3 1/8] arm64: dts: ti: k3-am62x-sk-common: Update main-i2c1 frequency Date: Fri, 28 Jul 2023 23:04:31 +0530 Message-ID: <20230728173438.12995-2-a-bhatia1@ti.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20230728173438.12995-1-a-bhatia1@ti.com> References: <20230728173438.12995-1-a-bhatia1@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1772689724580394253 X-GMAIL-MSGID: 1772689724580394253 |
Series |
arm64: ti: k3-am62: Add display support
|
|
Commit Message
Aradhya Bhatia
July 28, 2023, 5:34 p.m. UTC
The Display Data Channel (DDC) transactions between an HDMI transmitter
(SIL9022A in this case) and an HDMI monitor, occur at a maximum of
100KHz. That's the maximum supported frequency within DDC standards.
While the SIL9022A can transact with the core at 400KHz, it needs to
drop the frequency to 100KHz when communicating with the monitor,
otherwise, the i2c controller times out and shows warning like this.
[ 985.773431] omap_i2c 20010000.i2c: controller timed out
That feature, however, has not been enabled in the SIL9022 driver.
Since, dropping the frequency doesn't affect any other devices on the
bus, drop the main-i2c1 frequency from 400KHz to 100KHz.
Signed-off-by: Aradhya Bhatia <a-bhatia1@ti.com>
---
arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
Comments
On 23:04-20230728, Aradhya Bhatia wrote: > The Display Data Channel (DDC) transactions between an HDMI transmitter > (SIL9022A in this case) and an HDMI monitor, occur at a maximum of > 100KHz. That's the maximum supported frequency within DDC standards. > > While the SIL9022A can transact with the core at 400KHz, it needs to > drop the frequency to 100KHz when communicating with the monitor, > otherwise, the i2c controller times out and shows warning like this. > > [ 985.773431] omap_i2c 20010000.i2c: controller timed out > > That feature, however, has not been enabled in the SIL9022 driver. > > Since, dropping the frequency doesn't affect any other devices on the > bus, drop the main-i2c1 frequency from 400KHz to 100KHz. > > Signed-off-by: Aradhya Bhatia <a-bhatia1@ti.com> > --- > arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi > index 34c8ffc553ec..540ed8a0d7fb 100644 > --- a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi > @@ -300,7 +300,7 @@ &main_i2c1 { > status = "okay"; > pinctrl-names = "default"; > pinctrl-0 = <&main_i2c1_pins_default>; > - clock-frequency = <400000>; > + clock-frequency = <100000>; > > tlv320aic3106: audio-codec@1b { > #sound-dai-cells = <0>; > -- > 2.40.1 > I know we had issues with level shifters on the dev platform previously, but do we need this patch anymore with the production boards? if so, use Fixes and I can pick for next.
Hi Nishanth, On 30-Jul-23 22:00, Nishanth Menon wrote: > On 23:04-20230728, Aradhya Bhatia wrote: >> The Display Data Channel (DDC) transactions between an HDMI transmitter >> (SIL9022A in this case) and an HDMI monitor, occur at a maximum of >> 100KHz. That's the maximum supported frequency within DDC standards. >> >> While the SIL9022A can transact with the core at 400KHz, it needs to >> drop the frequency to 100KHz when communicating with the monitor, >> otherwise, the i2c controller times out and shows warning like this. >> >> [ 985.773431] omap_i2c 20010000.i2c: controller timed out >> >> That feature, however, has not been enabled in the SIL9022 driver. >> >> Since, dropping the frequency doesn't affect any other devices on the >> bus, drop the main-i2c1 frequency from 400KHz to 100KHz. >> >> Signed-off-by: Aradhya Bhatia <a-bhatia1@ti.com> >> --- >> arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi | 2 +- >> 1 file changed, 1 insertion(+), 1 deletion(-) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi >> index 34c8ffc553ec..540ed8a0d7fb 100644 >> --- a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi >> +++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi >> @@ -300,7 +300,7 @@ &main_i2c1 { >> status = "okay"; >> pinctrl-names = "default"; >> pinctrl-0 = <&main_i2c1_pins_default>; >> - clock-frequency = <400000>; >> + clock-frequency = <100000>; >> >> tlv320aic3106: audio-codec@1b { >> #sound-dai-cells = <0>; >> -- >> 2.40.1 >> > > I know we had issues with level shifters on the dev platform previously, > but do we need this patch anymore with the production boards? > > if so, use Fixes and I can pick for next. > This doesn't have anything to do with the level shifter issue we have had previously. The DDC communication between the monitor and the HDMI bridge requires that the bus frequency be 100KHz. Some monitors still end up supporting higher frequencies on higher quality HDMI cables, but to support a larger variety, we need to ensure that it doesn't exceed 100KHz. Hence, this is just as much applicable on the production boards. Since the capability of the SIL9022 to drop down the transaction frequency to 100KHz has not been enabled in the driver, I am changing the bus frequency for the whole i2c-1 bus. And this patch is not required if display is not being used, so I don't think we need to back-port to older versions via "Fixes" tag... unless I am missing a deeper point you were trying to make? If so, let me know, and I will post a new version with the said tag. Regards Aradhya
diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi index 34c8ffc553ec..540ed8a0d7fb 100644 --- a/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-common.dtsi @@ -300,7 +300,7 @@ &main_i2c1 { status = "okay"; pinctrl-names = "default"; pinctrl-0 = <&main_i2c1_pins_default>; - clock-frequency = <400000>; + clock-frequency = <100000>; tlv320aic3106: audio-codec@1b { #sound-dai-cells = <0>;