Message ID | 20230627-sm6125-dpu-v2-10-03e430a2078c@somainline.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp8453230vqr; Tue, 27 Jun 2023 13:29:06 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6vn3uKIRTcOxZ+FohoIt7LvuE8ClxkuxnXF+T22IELKd4aS4IHqsgcmcqMO3f85rOyRO9B X-Received: by 2002:a17:902:b701:b0:1b2:a63:9587 with SMTP id d1-20020a170902b70100b001b20a639587mr6518710pls.36.1687897746458; Tue, 27 Jun 2023 13:29:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687897746; cv=none; d=google.com; s=arc-20160816; b=MB1HZB9xlGKn5vSzFuweSrca40i+XUBw6AC0mebuIrRrEcKCbgWmpRzRpiWQCpLiGt 6KvRy/GQxhFZd02+seiEsFx7Od73F0CO7kRuGfYW0OLa/AQGhqaTHh/M2HFdYY/NR1Oh OgODTnuuujJ3gxyZecJtcBmh0NeEnH74qNXWw/9hTsGusQ8cdU6Yj3YWXOp9HN1MkJyN cphiC4p5nB/upOEulGty9TYHFTGWhZLgsaMjbuonhgYON/ilm/EJH/AZFob9B8MfaeCc qF2aKPEFJv7yeRyr+NxxiLPQQYy5/nnWtZ7Xbv/OwOYzhCYAIFIAw6+e4lkCWMROYz1u BZDg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from; bh=Yd3gwgatPq2R6Eoy6WVa/gSkF+tJJfrdat53L7UfRzk=; fh=jDBCekSJrYXECNmMjEIhDOAtqQ28k8E/PGK2UfS/MCk=; b=q2gJnAM6KNafLNvuzcSBYD9HWnQ9xbVlr17fpHzZz4K+0Z0QxbYbrEF2whqbQcmD9j AEYLP4LhamG+45igj7EI3v8k2ea9P5yEgGllWSXnty8amMcGA3YQz8gob/Q+e0kHEPzc KUJ+H6aKyiu9TKs//z/TNArRqzn5nnf+GVw0KRFCsl1PK0HD7PYSy36RlE+VIf4zbtTB cQp1Xi0DTCOfwIiZ13RF68ovldRCw0PyL0iTTIRmNsRc52DToiAUQ9x2M76xC4CSE4tJ QvpLF8RZ2A5JbevAuZfpUvPR7Bv5a2V2rrLem75oAGK07Pb28+1FLKlHVFW10gyPYD7q d5CA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q14-20020a170902bd8e00b001ab1279d418si7007503pls.474.2023.06.27.13.28.52; Tue, 27 Jun 2023 13:29:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231591AbjF0UPf (ORCPT <rfc822;nicolai.engesland@gmail.com> + 99 others); Tue, 27 Jun 2023 16:15:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35832 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231203AbjF0UOj (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 27 Jun 2023 16:14:39 -0400 Received: from relay07.th.seeweb.it (relay07.th.seeweb.it [5.144.164.168]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E257C26BC; Tue, 27 Jun 2023 13:14:37 -0700 (PDT) Received: from Marijn-Arch-PC.localdomain (94-211-6-86.cable.dynamic.v4.ziggo.nl [94.211.6.86]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by m-r2.th.seeweb.it (Postfix) with ESMTPSA id B9B313F4E7; Tue, 27 Jun 2023 22:14:34 +0200 (CEST) From: Marijn Suijten <marijn.suijten@somainline.org> Date: Tue, 27 Jun 2023 22:14:25 +0200 Subject: [PATCH v2 10/15] dt-bindings: msm: dsi-phy-14nm: Document SM6125 variant MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20230627-sm6125-dpu-v2-10-03e430a2078c@somainline.org> References: <20230627-sm6125-dpu-v2-0-03e430a2078c@somainline.org> In-Reply-To: <20230627-sm6125-dpu-v2-0-03e430a2078c@somainline.org> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Clark <robdclark@gmail.com>, Abhinav Kumar <quic_abhinavk@quicinc.com>, Dmitry Baryshkov <dmitry.baryshkov@linaro.org>, Sean Paul <sean@poorly.run>, David Airlie <airlied@gmail.com>, Daniel Vetter <daniel@ffwll.ch>, Krishna Manikandan <quic_mkrishn@quicinc.com>, Marijn Suijten <marijn.suijten@somainline.org>, Loic Poulain <loic.poulain@linaro.org>, Konrad Dybcio <konrad.dybcio@somainline.org> Cc: ~postmarketos/upstreaming@lists.sr.ht, AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>, Konrad Dybcio <konrad.dybcio@linaro.org>, Martin Botka <martin.botka@somainline.org>, Jami Kettunen <jami.kettunen@somainline.org>, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski <krzk@kernel.org>, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, Lux Aliaga <they@mint.lgbt>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> X-Mailer: b4 0.12.3 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1769889067555025740?= X-GMAIL-MSGID: =?utf-8?q?1769889067555025740?= |
Series |
drm/msm: Add SM6125 MDSS/DPU hardware and enable Sony Xperia 10 II panel
|
|
Commit Message
Marijn Suijten
June 27, 2023, 8:14 p.m. UTC
Document availability of the 14nm DSI PHY on SM6125. Note that this compatible uses the SoC-suffix variant, intead of postfixing an arbitrary number without the sm/sdm portion. The PHY is not powered by a vcca regulator like on most SoCs, but by the MX power domain that is provided via the power-domains property and a single corresponding required-opps. Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> --- .../devicetree/bindings/display/msm/dsi-phy-14nm.yaml | 11 +++++++++++ 1 file changed, 11 insertions(+)
Comments
On 27/06/2023 23:14, Marijn Suijten wrote: > Document availability of the 14nm DSI PHY on SM6125. Note that this > compatible uses the SoC-suffix variant, intead of postfixing an > arbitrary number without the sm/sdm portion. The PHY is not powered by > a vcca regulator like on most SoCs, but by the MX power domain that is > provided via the power-domains property and a single corresponding > required-opps. > > Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> > --- > .../devicetree/bindings/display/msm/dsi-phy-14nm.yaml | 11 +++++++++++ > 1 file changed, 11 insertions(+) > > diff --git a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > index a43e11d3b00d..183a26f8a6dc 100644 > --- a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > +++ b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > @@ -19,6 +19,7 @@ properties: > - qcom,dsi-phy-14nm-2290 > - qcom,dsi-phy-14nm-660 > - qcom,dsi-phy-14nm-8953 > + - qcom,sm6125-dsi-phy-14nm > > reg: > items: > @@ -35,6 +36,16 @@ properties: > vcca-supply: > description: Phandle to vcca regulator device node. > > + power-domains: > + description: > + A phandle and PM domain specifier for an optional power domain. > + maxItems: 1 > + > + required-opps: > + description: > + A phandle to an OPP node describing an optional performance point. I'd rephrase this to be something more exact, like 'desribing power domain's performance point'. > + maxItems: 1 > + > required: > - compatible > - reg >
On 2023-06-29 13:54:13, Dmitry Baryshkov wrote: > On 27/06/2023 23:14, Marijn Suijten wrote: > > Document availability of the 14nm DSI PHY on SM6125. Note that this > > compatible uses the SoC-suffix variant, intead of postfixing an > > arbitrary number without the sm/sdm portion. The PHY is not powered by > > a vcca regulator like on most SoCs, but by the MX power domain that is > > provided via the power-domains property and a single corresponding > > required-opps. > > > > Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > > Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> > > --- > > .../devicetree/bindings/display/msm/dsi-phy-14nm.yaml | 11 +++++++++++ > > 1 file changed, 11 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > > index a43e11d3b00d..183a26f8a6dc 100644 > > --- a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > > +++ b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > > @@ -19,6 +19,7 @@ properties: > > - qcom,dsi-phy-14nm-2290 > > - qcom,dsi-phy-14nm-660 > > - qcom,dsi-phy-14nm-8953 > > + - qcom,sm6125-dsi-phy-14nm > > > > reg: > > items: > > @@ -35,6 +36,16 @@ properties: > > vcca-supply: > > description: Phandle to vcca regulator device node. > > > > + power-domains: > > + description: > > + A phandle and PM domain specifier for an optional power domain. > > + maxItems: 1 > > + > > + required-opps: > > + description: > > + A phandle to an OPP node describing an optional performance point. > > I'd rephrase this to be something more exact, like 'desribing power > domain's performance point'. Sure. I'll leave out the word "optional", that becomes obvious from maxItems:1 without minItems, together with referencing a PM which itself is already optional. - Marijn > > + maxItems: 1 > > + > > required: > > - compatible > > - reg > > > > -- > With best wishes > Dmitry >
On 19/07/2023 00:00, Marijn Suijten wrote: > On 2023-06-29 13:54:13, Dmitry Baryshkov wrote: >> On 27/06/2023 23:14, Marijn Suijten wrote: >>> Document availability of the 14nm DSI PHY on SM6125. Note that this >>> compatible uses the SoC-suffix variant, intead of postfixing an >>> arbitrary number without the sm/sdm portion. The PHY is not powered by >>> a vcca regulator like on most SoCs, but by the MX power domain that is >>> provided via the power-domains property and a single corresponding >>> required-opps. >>> >>> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> >>> Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> >>> --- >>> .../devicetree/bindings/display/msm/dsi-phy-14nm.yaml | 11 +++++++++++ >>> 1 file changed, 11 insertions(+) >>> >>> diff --git a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml >>> index a43e11d3b00d..183a26f8a6dc 100644 >>> --- a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml >>> +++ b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml >>> @@ -19,6 +19,7 @@ properties: >>> - qcom,dsi-phy-14nm-2290 >>> - qcom,dsi-phy-14nm-660 >>> - qcom,dsi-phy-14nm-8953 >>> + - qcom,sm6125-dsi-phy-14nm >>> >>> reg: >>> items: >>> @@ -35,6 +36,16 @@ properties: >>> vcca-supply: >>> description: Phandle to vcca regulator device node. >>> >>> + power-domains: >>> + description: >>> + A phandle and PM domain specifier for an optional power domain. >>> + maxItems: 1 >>> + >>> + required-opps: >>> + description: >>> + A phandle to an OPP node describing an optional performance point. >> >> I'd rephrase this to be something more exact, like 'desribing power >> domain's performance point'. > > Sure. I'll leave out the word "optional", that becomes obvious from > maxItems:1 without minItems, together with referencing a PM which itself > is already optional. no, default minItems is equal to maxItems. It is not listing this property under the required what makes it optional. > > - Marijn > >>> + maxItems: 1 >>> + >>> required: >>> - compatible >>> - reg >>> >> >> -- >> With best wishes >> Dmitry >>
On 2023-07-19 01:01:54, Dmitry Baryshkov wrote: > On 19/07/2023 00:00, Marijn Suijten wrote: > > On 2023-06-29 13:54:13, Dmitry Baryshkov wrote: > >> On 27/06/2023 23:14, Marijn Suijten wrote: > >>> Document availability of the 14nm DSI PHY on SM6125. Note that this > >>> compatible uses the SoC-suffix variant, intead of postfixing an > >>> arbitrary number without the sm/sdm portion. The PHY is not powered by > >>> a vcca regulator like on most SoCs, but by the MX power domain that is > >>> provided via the power-domains property and a single corresponding > >>> required-opps. > >>> > >>> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > >>> Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> > >>> --- > >>> .../devicetree/bindings/display/msm/dsi-phy-14nm.yaml | 11 +++++++++++ > >>> 1 file changed, 11 insertions(+) > >>> > >>> diff --git a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > >>> index a43e11d3b00d..183a26f8a6dc 100644 > >>> --- a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > >>> +++ b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml > >>> @@ -19,6 +19,7 @@ properties: > >>> - qcom,dsi-phy-14nm-2290 > >>> - qcom,dsi-phy-14nm-660 > >>> - qcom,dsi-phy-14nm-8953 > >>> + - qcom,sm6125-dsi-phy-14nm > >>> > >>> reg: > >>> items: > >>> @@ -35,6 +36,16 @@ properties: > >>> vcca-supply: > >>> description: Phandle to vcca regulator device node. > >>> > >>> + power-domains: > >>> + description: > >>> + A phandle and PM domain specifier for an optional power domain. > >>> + maxItems: 1 > >>> + > >>> + required-opps: > >>> + description: > >>> + A phandle to an OPP node describing an optional performance point. > >> > >> I'd rephrase this to be something more exact, like 'desribing power > >> domain's performance point'. > > > > Sure. I'll leave out the word "optional", that becomes obvious from > > maxItems:1 without minItems, together with referencing a PM which itself > > is already optional. > > no, default minItems is equal to maxItems. It is not listing this > property under the required what makes it optional. I thought it was both. Magic. - Marijn
diff --git a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml index a43e11d3b00d..183a26f8a6dc 100644 --- a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml +++ b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml @@ -19,6 +19,7 @@ properties: - qcom,dsi-phy-14nm-2290 - qcom,dsi-phy-14nm-660 - qcom,dsi-phy-14nm-8953 + - qcom,sm6125-dsi-phy-14nm reg: items: @@ -35,6 +36,16 @@ properties: vcca-supply: description: Phandle to vcca regulator device node. + power-domains: + description: + A phandle and PM domain specifier for an optional power domain. + maxItems: 1 + + required-opps: + description: + A phandle to an OPP node describing an optional performance point. + maxItems: 1 + required: - compatible - reg