Message ID | 20230705205954.4159781-1-Frank.Li@nxp.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f45:0:b0:3ea:f831:8777 with SMTP id v5csp2140415vqx; Wed, 5 Jul 2023 14:13:52 -0700 (PDT) X-Google-Smtp-Source: APBJJlFowdWWcaInTqV38xdhezZ34xH0sT2nrFSVXbwbN6zzxuft8AkMVCJCWPMMjePjZevjmr7r X-Received: by 2002:a05:6871:550:b0:1a6:c04a:84ef with SMTP id t16-20020a056871055000b001a6c04a84efmr255163oal.6.1688591631804; Wed, 05 Jul 2023 14:13:51 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1688591631; cv=pass; d=google.com; s=arc-20160816; b=RAaepwL8DWUI0+YDF3REDcJYYuhL8G5Ue4/HSFBRMOSDPUvSrpdldwiXq1wSbWZCL0 ZQqT/eEPD2C+PrwHXP5cvc8XJNivIKlW5ne5Ug4fkQRw2cLJCLIyE3z+Hg+FySw1EzGs ZTKvV3+Tj9EmetMUqUttzJWs4dgUu0aMqT+tgEI+QGSZVaZJtqHpVKLla1TUsUXCEf67 975EVfYI4HB21Bu5H70HofdDB4RkH63t+JjhfRVzJ3pGTx53JbT0i3oAX0oWU3EzxLCg VSQdkOoNG93e/jeI8/jl97EEHgjCCnlhtksYp6L/KuIchJ5oa5/PLh7TFtnh5qL8n3px xJgg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding :message-id:date:subject:to:from:dkim-signature; bh=pmMnOOK8zn5S5vlxwTygfb9iNS5lJg91+f2/hio6QJU=; fh=Q1InAC+ozYSSWqRtYEWP/ofSoAXYGm+yBl7KYpH/0Tc=; b=oN5bGJ1ncSWlqwZJ/0MlgUEvvF+y2eoJreTcGvTv2h1TxXD2dFDJDV98P0lbPA/sCP 7j3c/VEEmthlABaTvfqHJuq9wC3kkTo67fdDPURKYlwhmO++s/2yEGJu3mM2LVilZe+d D1oe0EZnI8iU4vsvFdU2/HkdrawnbF8l0mum6V+5Fk8sQeiFz/vq6vNzB34AGg1V04yR UUNv8zAttfRPMsJigK3+OGHqA0pdNDimR0VpYvQcHS6pb+ACns+NVS8xkZ6doixrVKBl 8YQ6sv6kyujSFOhstJBUlKzMkKEh73w75zM5zrJONzKQP6YBYl/BCyQqr/EVDCnCyWAh iseA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b="YpymCV/V"; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u1-20020a17090ae00100b002611518b4aesi106932pjy.101.2023.07.05.14.13.35; Wed, 05 Jul 2023 14:13:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b="YpymCV/V"; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230439AbjGEVAX (ORCPT <rfc822;tebrre53rla2o@gmail.com> + 99 others); Wed, 5 Jul 2023 17:00:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56856 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229532AbjGEVAV (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 5 Jul 2023 17:00:21 -0400 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-db5eur01on2089.outbound.protection.outlook.com [40.107.15.89]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 15CEF19A0; Wed, 5 Jul 2023 14:00:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=neRL94PpJDPHt+XT8hw0KtHcG197PfP4j2J4UlMb/DJGDZCrFrWXtwQxmLZm9yM5gdtCFC8jKQVP5OvX3Ko6QfxBVVB1vwiLOcUrW6owU3U+ELpE6i0kRp96QIcWbTplh3+SIMfcG3FxX2cuC8iD/ODldi/U3gbKHu+uy4Lwo6fPRdDLUgc8er8dqSNxQDMAY7dpY7YaHr/F2tX8iF7o49ycGPytQgaKmhCa3BS/9SirU/juTt5mSwutFYuLa0E5EL/fMaUXqxrWBFUFFLv2L8mKte7YoBtFR1yuNrmVI35rky0oIAwugI8bOpQgljW7A8qF+UKqApjROHTQ57uBRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=pmMnOOK8zn5S5vlxwTygfb9iNS5lJg91+f2/hio6QJU=; b=FBl2pS6q01Xy8yd70MHrv/hZ1lCUunbeDWD9+bc4b28IJHjRmXKCKwfovXhLNpsMyzyJiEK2h+LRFIzh6RUWCOdibaqEnJ9Fye85CN7sHtvJC3TtrQjfM0ZFGrBR3o8AkHpvZxbXvv20eXyfJG+ONAUhwGlpBzeeqZPRFHaXmnzxUH1j8A1iA6t1Y/5MSx3u+Iou8swYBvtupGWuouXawcZKqEfNE/zoYi+lp1bMeVZ7L6m0F7/dEz0atVY3EQIbpMUYj/04GCmYbckdmFi8WLk6JzPzYxZULJQH74MKUtR9abtaiB+PD7nuPo5kK79RCD2qcJmmcAgUWRFs6r532w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=pmMnOOK8zn5S5vlxwTygfb9iNS5lJg91+f2/hio6QJU=; b=YpymCV/V9YcoK/83l4UmoQD/xVTnZ6EWcn+8XQDW4nR5/xp3VzQibC8LXYo9bNcVxcdBwZn/EVAPVkZyDKVx79jjzGtnPbTb2fTHkmULTQ7EWgxkr6xMy1JlGlAxqcawtnnLWuuAuXsFFO4N34Zcx3sj/zeV2SNJMMXG/ixJ98c= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM6PR04MB4838.eurprd04.prod.outlook.com (2603:10a6:20b:4::16) by VE1PR04MB7389.eurprd04.prod.outlook.com (2603:10a6:800:1b1::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6544.24; Wed, 5 Jul 2023 21:00:17 +0000 Received: from AM6PR04MB4838.eurprd04.prod.outlook.com ([fe80::4a2a:262e:415f:e41c]) by AM6PR04MB4838.eurprd04.prod.outlook.com ([fe80::4a2a:262e:415f:e41c%7]) with mapi id 15.20.6565.016; Wed, 5 Jul 2023 21:00:17 +0000 From: Frank Li <Frank.Li@nxp.com> To: suzuki.poulose@arm.com, coresight@lists.linaro.org, imx@lists.linux.dev, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, Sascha Hauer <s.hauer@pengutronix.de>, Pengutronix Kernel Team <kernel@pengutronix.de>, Fabio Estevam <festevam@gmail.com>, NXP Linux Team <linux-imx@nxp.com>, Marek Vasut <marex@denx.de>, Peng Fan <peng.fan@nxp.com>, Alexander Stein <alexander.stein@ew.tq-group.com>, Lucas Stach <l.stach@pengutronix.de>, Adam Ford <aford173@gmail.com>, Laurent Pinchart <laurent.pinchart@ideasonboard.com>, devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 1/1] arm64: dts: imx8mp: remove arm,primecell-periphid at etm nodes Date: Wed, 5 Jul 2023 16:59:53 -0400 Message-Id: <20230705205954.4159781-1-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: SJ0PR05CA0062.namprd05.prod.outlook.com (2603:10b6:a03:332::7) To AM6PR04MB4838.eurprd04.prod.outlook.com (2603:10a6:20b:4::16) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM6PR04MB4838:EE_|VE1PR04MB7389:EE_ X-MS-Office365-Filtering-Correlation-Id: 4515e9ab-3eb4-49b8-c5a7-08db7d9ad5dc X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: CbxtAPAxDYVBL3trdOYNUp3AgNOMQs5bjvsu5X0CV3EGT7Sp3B9W+/uw/7V/1yy7qAY2qrrUjWMOa+4rJ2DkWxz9MVgFV1UFMK3+Nu5eYmWkrWaOwoCQeXx5IN7VryZM8+QK48Mx5ANmcVZ276H6/0sHzRDbRlTd6hHAtBiOintdeXUJhXnvVZsCRXSuKBl+EA795+Nx+9CJgHowW2dp+OStDcs+wZOicsEtz6pZx0SGyl3jYRAaoq9X7RJn/wDITncCsq+A6m0aTgaO2saNt8uSAbz1qaEV8IKBx/dllHa6VozXDmtADh4WBcRo/Yne7Nb/QJOoIOfHyfdimKzNVy6J/OxmV3Ke9lGDlWf1bMVhnDIe6YsBbJsjJ7YC4uWcxlm1qgOmSWCqh7rVkVTg3dyFGVicPCXofZWTtLJTqKM5zh2/yPaRCpiHtZiB3a+/Q/zwO01qOekUeH+3fh9u4t+zDV2vteqeNtI/tTQNjmTeXjyknulTk6MW355zMiJord9oH7dbp/WOhAmigj493YqwBhzbBJ3sq+eKwD9CMEIjCKNeA8s3wzVqA2nqWsFtfs1IS2Wyn/RxZuCRdYX6ATYwdswWXINMOZkWuCYxX0sw+XD8cy+FQ7uBHU4OfJsHHc8B5/gpKU81wU6yKmFDaSHfCP8LPq/0oh8LlCO4fo4= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM6PR04MB4838.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(396003)(39860400002)(346002)(136003)(366004)(376002)(451199021)(110136005)(6512007)(26005)(186003)(8936002)(52116002)(36756003)(86362001)(8676002)(6666004)(7416002)(5660300002)(2906002)(6486002)(41300700001)(478600001)(38100700002)(38350700002)(921005)(1076003)(6506007)(66476007)(66946007)(66556008)(2616005)(83380400001)(316002)(32563001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: JN5EUKHX0RkHSqMux++DHXuplQtjWbui8x0IoofMT6i5LO2mys5XXRiqFX6fbjFPTGlTU5xaMHnc1xhuf5ezP3K/v5YMh7fJ14MqLlM+TkN9c8Drx75hiDgNhwyMN67FNbjGfA4h1Ryz6Pijqo0NiYHvDTKwlbgBXly8Aa5KQiCpixg9IgxEPRdyWU1hyk7FwK/h1zMzvZG6tjwcm44/dSwDnFzsdh3QWhKIY8MZQGcv0NK6y57ey37iATb1ZmU2KjlK+BP46u/OGvumK0eXtbhbqPJNOwz2m8uiPVCbiu7OouqKOnhJcN64fb22NXeWbNjwGjY6/Y3RUQFBx3HOFczLA17BS3Ek+2t0nj2BXy0yPijqwZy5UIjvb40kLDcBTrg71PFr3pHeZ8bKdVSOTBuzINufq3rNg960r717rJyvJABNbVvlSPK6b6/qkIVs1swrv3vQ0fWTMPOm6irADhux58IXDgvDWcEmce6dUFOCoR8H/SJkKn++/f9pXQRSjx17kDxFpJfPf5tZwns7yT+64t38qObcW12+8z18nTmKGe/wgY8dAmBZuE4d+hTFkIV2dwWoGP3OnM6QZVBewHGaGWxjMrws6RcrmNSQ/NvfSRPQgEQA0M02xXk8YOkqSQ0YfKv07LsITKInhOIdKuFYQxy0z8tgcjD8B0TTDItitwg07OhIYJDsPauspcKLWmA+NaliaG1VcOcEX33tShG94SgKfZRgloOZQzrTZ2/jTixsBVmTroOC6BHzj0eTvsKL8JoIO5QVrJN8194XvTACizkj/gpy4j1hSbKfyMHls8BDm3tJRhEROxJo/m4kp+NwZePHtVEoaqlWYMyMXIiR70eKzGc7iSo6lkK8myAGxttzjVhwslGLLCCOzzv1WygXhf0/oI71nMUMB+8nXMhziddvUSlQqnVRNP7L9t0Ohls8dm7D/evthJzqg1ELFb5dw88XDMLbGE27b0IoKNIfmaiTIcfhekv8iZErZSRWh+kHGVbtwOhFwCZei8OVB2DZmp8Zk8lA6X4MSFcqLGcnmbwWzJsmkfytW6OaEOcxLxr82vpaDAvXCE4lBLB46pjohneeQiWD5rye5fs8u0r+lwLyhdFsMnq9CItCk4lDkaaRtqNEvjRyB3vxJVOGn7py+bC5pk68SkxQN0KlfyJq+X+yUuZVqaQyuKk6RD+xNyDBAlItqDBLH4K/q7IUg7zGrIJ06MQWrxArNrDvgQxnMbncucbvvIG07m6wrPaFgyP4nYVbMgtID5AbSdE1jmUskVxWuwZbF7xXwHM7Mna+Ey7/4/32ooNPXamt6aRlqKCIC3T6A5OkOmvC/xif1N4NRMsLuEEuJv1yW9q2hqmNzS0QezCM/bOUVHtRtKC3RNdijjlmIisRGmwby7W1K3l42+7y71fqw95de9lqpZxQa4io/cNqoXu2ujwRiuXnf5xMvXKR03o7u68nrAgVadZOt5X3jYnU/nxH5U2tq4/n3X/xRTO0kJG2OarPyAYDb6MmMWTTU8PmralXzgJm09j7CyOmXWD8DhHtnUE9PP6dh+/PyepTdzNCwTReBlyjdWjhkImj0cvVat7wNtiQ X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4515e9ab-3eb4-49b8-c5a7-08db7d9ad5dc X-MS-Exchange-CrossTenant-AuthSource: AM6PR04MB4838.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Jul 2023 21:00:17.0462 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: USCwHWhtQCUy4wHqOf7y84ga6PNlMvQ1VF0BTXC/I/240xfwtUJDsepCMzmqd7X34912C9P+SoxuRT+mp+k0lQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB7389 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1770616658855352561?= X-GMAIL-MSGID: =?utf-8?q?1770616658855352561?= |
Series |
[1/1] arm64: dts: imx8mp: remove arm,primecell-periphid at etm nodes
|
|
Commit Message
Frank Li
July 5, 2023, 8:59 p.m. UTC
The reg size of etm nodes is incorrectly set to 64k instead of 4k. This
leads to a crash when calling amba_read_periphid(). After corrected reg
size, amba_read_periphid() retrieve the correct periphid.
arm,primecell-periphid were removed from the etm nodes.
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
arch/arm64/boot/dts/freescale/imx8mp.dtsi | 12 ++++--------
1 file changed, 4 insertions(+), 8 deletions(-)
Comments
Hi Frank, Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: > The reg size of etm nodes is incorrectly set to 64k instead of 4k. This > leads to a crash when calling amba_read_periphid(). After corrected reg > size, amba_read_periphid() retrieve the correct periphid. > arm,primecell-periphid were removed from the etm nodes. So this means the reference manual is wrong here? It clearly states the size is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 On a side note: Is imx8mq affected by this as well? The DAP memory table lists similar sizes in the RM . Best regards, Alexander > Signed-off-by: Frank Li <Frank.Li@nxp.com> > --- > arch/arm64/boot/dts/freescale/imx8mp.dtsi | 12 ++++-------- > 1 file changed, 4 insertions(+), 8 deletions(-) > > diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi > b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index > cc406bb338fe..e0ca82ff6f15 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi > @@ -306,8 +306,7 @@ soc: soc@0 { > > etm0: etm@28440000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28440000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28440000 0x1000>; > cpu = <&A53_0>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk"; > @@ -323,8 +322,7 @@ etm0_out_port: endpoint { > > etm1: etm@28540000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28540000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28540000 0x1000>; > cpu = <&A53_1>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk"; > @@ -340,8 +338,7 @@ etm1_out_port: endpoint { > > etm2: etm@28640000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28640000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28640000 0x1000>; > cpu = <&A53_2>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk"; > @@ -357,8 +354,7 @@ etm2_out_port: endpoint { > > etm3: etm@28740000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28740000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28740000 0x1000>; > cpu = <&A53_3>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk";
Hi Alexander, Am Donnerstag, dem 06.07.2023 um 07:06 +0200 schrieb Alexander Stein: > Hi Frank, > > Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: > > The reg size of etm nodes is incorrectly set to 64k instead of 4k. This > > leads to a crash when calling amba_read_periphid(). After corrected reg > > size, amba_read_periphid() retrieve the correct periphid. > > arm,primecell-periphid were removed from the etm nodes. > > So this means the reference manual is wrong here? It clearly states the size > is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 > On a side note: Is imx8mq affected by this as well? The DAP memory table lists > similar sizes in the RM . > Note that the 64K MMIO space per device is really an alignment thing. It's a recommendation from ARM to allow individual device MMIO regions to be mapped on kernels with 64K page size. Most of the time the real MMIO space occupied by the device is actually much smaller than 64K. Regards, Lucas > Best regards, > Alexander > > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > > --- > > arch/arm64/boot/dts/freescale/imx8mp.dtsi | 12 ++++-------- > > 1 file changed, 4 insertions(+), 8 deletions(-) > > > > diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi > > b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index > > cc406bb338fe..e0ca82ff6f15 100644 > > --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi > > +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi > > @@ -306,8 +306,7 @@ soc: soc@0 { > > > > etm0: etm@28440000 { > > compatible = "arm,coresight-etm4x", > "arm,primecell"; > > - reg = <0x28440000 0x10000>; > > - arm,primecell-periphid = <0xbb95d>; > > + reg = <0x28440000 0x1000>; > > cpu = <&A53_0>; > > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > > clock-names = "apb_pclk"; > > @@ -323,8 +322,7 @@ etm0_out_port: endpoint { > > > > etm1: etm@28540000 { > > compatible = "arm,coresight-etm4x", > "arm,primecell"; > > - reg = <0x28540000 0x10000>; > > - arm,primecell-periphid = <0xbb95d>; > > + reg = <0x28540000 0x1000>; > > cpu = <&A53_1>; > > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > > clock-names = "apb_pclk"; > > @@ -340,8 +338,7 @@ etm1_out_port: endpoint { > > > > etm2: etm@28640000 { > > compatible = "arm,coresight-etm4x", > "arm,primecell"; > > - reg = <0x28640000 0x10000>; > > - arm,primecell-periphid = <0xbb95d>; > > + reg = <0x28640000 0x1000>; > > cpu = <&A53_2>; > > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > > clock-names = "apb_pclk"; > > @@ -357,8 +354,7 @@ etm2_out_port: endpoint { > > > > etm3: etm@28740000 { > > compatible = "arm,coresight-etm4x", > "arm,primecell"; > > - reg = <0x28740000 0x10000>; > > - arm,primecell-periphid = <0xbb95d>; > > + reg = <0x28740000 0x1000>; > > cpu = <&A53_3>; > > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > > clock-names = "apb_pclk"; > >
On 2023-07-06 09:23, Lucas Stach wrote: > Hi Alexander, > > Am Donnerstag, dem 06.07.2023 um 07:06 +0200 schrieb Alexander Stein: >> Hi Frank, >> >> Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: >>> The reg size of etm nodes is incorrectly set to 64k instead of 4k. This >>> leads to a crash when calling amba_read_periphid(). After corrected reg >>> size, amba_read_periphid() retrieve the correct periphid. >>> arm,primecell-periphid were removed from the etm nodes. >> >> So this means the reference manual is wrong here? It clearly states the size >> is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 >> On a side note: Is imx8mq affected by this as well? The DAP memory table lists >> similar sizes in the RM . >> > Note that the 64K MMIO space per device is really an alignment thing. > It's a recommendation from ARM to allow individual device MMIO regions > to be mapped on kernels with 64K page size. Most of the time the real > MMIO space occupied by the device is actually much smaller than 64K. Indeed, it's quite common for TRM memory maps to be written in terms of the interconnect configuration, i.e. from the point of view of the interconnect itself, that whole range of address space is assigned to that peripheral, and it may even be true that the entire range is routed to the port where that peripheral is connected. However what's of more interest for DT is how much of that range the peripheral itself actually decodes. Robin. > > Regards, > Lucas > >> Best regards, >> Alexander >> >>> Signed-off-by: Frank Li <Frank.Li@nxp.com> >>> --- >>> arch/arm64/boot/dts/freescale/imx8mp.dtsi | 12 ++++-------- >>> 1 file changed, 4 insertions(+), 8 deletions(-) >>> >>> diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi >>> b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index >>> cc406bb338fe..e0ca82ff6f15 100644 >>> --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi >>> +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi >>> @@ -306,8 +306,7 @@ soc: soc@0 { >>> >>> etm0: etm@28440000 { >>> compatible = "arm,coresight-etm4x", >> "arm,primecell"; >>> - reg = <0x28440000 0x10000>; >>> - arm,primecell-periphid = <0xbb95d>; >>> + reg = <0x28440000 0x1000>; >>> cpu = <&A53_0>; >>> clocks = <&clk IMX8MP_CLK_MAIN_AXI>; >>> clock-names = "apb_pclk"; >>> @@ -323,8 +322,7 @@ etm0_out_port: endpoint { >>> >>> etm1: etm@28540000 { >>> compatible = "arm,coresight-etm4x", >> "arm,primecell"; >>> - reg = <0x28540000 0x10000>; >>> - arm,primecell-periphid = <0xbb95d>; >>> + reg = <0x28540000 0x1000>; >>> cpu = <&A53_1>; >>> clocks = <&clk IMX8MP_CLK_MAIN_AXI>; >>> clock-names = "apb_pclk"; >>> @@ -340,8 +338,7 @@ etm1_out_port: endpoint { >>> >>> etm2: etm@28640000 { >>> compatible = "arm,coresight-etm4x", >> "arm,primecell"; >>> - reg = <0x28640000 0x10000>; >>> - arm,primecell-periphid = <0xbb95d>; >>> + reg = <0x28640000 0x1000>; >>> cpu = <&A53_2>; >>> clocks = <&clk IMX8MP_CLK_MAIN_AXI>; >>> clock-names = "apb_pclk"; >>> @@ -357,8 +354,7 @@ etm2_out_port: endpoint { >>> >>> etm3: etm@28740000 { >>> compatible = "arm,coresight-etm4x", >> "arm,primecell"; >>> - reg = <0x28740000 0x10000>; >>> - arm,primecell-periphid = <0xbb95d>; >>> + reg = <0x28740000 0x1000>; >>> cpu = <&A53_3>; >>> clocks = <&clk IMX8MP_CLK_MAIN_AXI>; >>> clock-names = "apb_pclk"; >> >> > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
On Thu, Jul 06, 2023 at 12:06:19PM +0100, Robin Murphy wrote: > > > > > > Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: > > > > The reg size of etm nodes is incorrectly set to 64k instead of 4k. This > > > > leads to a crash when calling amba_read_periphid(). After corrected reg > > > > size, amba_read_periphid() retrieve the correct periphid. > > > > arm,primecell-periphid were removed from the etm nodes. > > > > > > So this means the reference manual is wrong here? It clearly states the size > > > is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 > > > On a side note: Is imx8mq affected by this as well? The DAP memory table lists > > > similar sizes in the RM . > > > > > Note that the 64K MMIO space per device is really an alignment thing. > > It's a recommendation from ARM to allow individual device MMIO regions > > to be mapped on kernels with 64K page size. Most of the time the real > > MMIO space occupied by the device is actually much smaller than 64K. > > Indeed, it's quite common for TRM memory maps to be written in terms of the > interconnect configuration, i.e. from the point of view of the interconnect > itself, that whole range of address space is assigned to that peripheral, > and it may even be true that the entire range is routed to the port where > that peripheral is connected. However what's of more interest for DT is how > much of that range the peripheral itself actually decodes. Yes, there are not problem by mapping bigger space in most case. amba bus's periphal use close to end of region to show device's identical information. In drivers/amba/bus.c, amba_read_periphid() { ... size = resource_size(&dev->res); ... for (pid = 0, i = 0; i < 4; i++) pid |= (readl(tmp + size - 0x20 + 4 * i) & 255) << (i * 8); } So the range in DTS for arm,primecell should be actual IP address space. > > Robin. > > > > > _______________________________________________ > > linux-arm-kernel mailing list > > linux-arm-kernel@lists.infradead.org > > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
Hi Frank, Am Donnerstag, 6. Juli 2023, 16:39:07 CEST schrieb Frank Li: > On Thu, Jul 06, 2023 at 12:06:19PM +0100, Robin Murphy wrote: > > > > Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: > > > > > The reg size of etm nodes is incorrectly set to 64k instead of 4k. > > > > > This > > > > > leads to a crash when calling amba_read_periphid(). After corrected > > > > > reg > > > > > size, amba_read_periphid() retrieve the correct periphid. > > > > > arm,primecell-periphid were removed from the etm nodes. > > > > > > > > So this means the reference manual is wrong here? It clearly states > > > > the size is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 > > > > On a side note: Is imx8mq affected by this as well? The DAP memory > > > > table lists similar sizes in the RM . > > > > > > Note that the 64K MMIO space per device is really an alignment thing. > > > It's a recommendation from ARM to allow individual device MMIO regions > > > to be mapped on kernels with 64K page size. Most of the time the real > > > MMIO space occupied by the device is actually much smaller than 64K. > > > > Indeed, it's quite common for TRM memory maps to be written in terms of > > the > > interconnect configuration, i.e. from the point of view of the > > interconnect > > itself, that whole range of address space is assigned to that peripheral, > > and it may even be true that the entire range is routed to the port where > > that peripheral is connected. However what's of more interest for DT is > > how > > much of that range the peripheral itself actually decodes. > > Yes, there are not problem by mapping bigger space in most case. > > amba bus's periphal use close to end of region to show device's identical > information. Ah, thanks for the explanation. This make things more clear. But on the other is it sensible to assume the memory resource size to fit the IP address space? It appears to me the size is fixed to 4kiB anyway. Would it make more sense to read the values from the address "base + 4K - x" instead of "base + size - x"? Best regards, Alexander > In drivers/amba/bus.c, > > amba_read_periphid() > { > ... > size = resource_size(&dev->res); > ... > for (pid = 0, i = 0; i < 4; i++) > pid |= (readl(tmp + size - 0x20 + 4 * i) & 255) << (i * 8); > } > > So the range in DTS for arm,primecell should be actual IP address space. > > > Robin. > > > > > _______________________________________________ > > > linux-arm-kernel mailing list > > > linux-arm-kernel@lists.infradead.org > > > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
On 2023-07-07 06:34, Alexander Stein wrote: > Hi Frank, > > Am Donnerstag, 6. Juli 2023, 16:39:07 CEST schrieb Frank Li: >> On Thu, Jul 06, 2023 at 12:06:19PM +0100, Robin Murphy wrote: >>>>> Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: >>>>>> The reg size of etm nodes is incorrectly set to 64k instead of 4k. >>>>>> This >>>>>> leads to a crash when calling amba_read_periphid(). After corrected >>>>>> reg >>>>>> size, amba_read_periphid() retrieve the correct periphid. >>>>>> arm,primecell-periphid were removed from the etm nodes. >>>>> >>>>> So this means the reference manual is wrong here? It clearly states >>>>> the size is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 >>>>> On a side note: Is imx8mq affected by this as well? The DAP memory >>>>> table lists similar sizes in the RM . >>>> >>>> Note that the 64K MMIO space per device is really an alignment thing. >>>> It's a recommendation from ARM to allow individual device MMIO regions >>>> to be mapped on kernels with 64K page size. Most of the time the real >>>> MMIO space occupied by the device is actually much smaller than 64K. >>> >>> Indeed, it's quite common for TRM memory maps to be written in terms of >>> the >>> interconnect configuration, i.e. from the point of view of the >>> interconnect >>> itself, that whole range of address space is assigned to that peripheral, >>> and it may even be true that the entire range is routed to the port where >>> that peripheral is connected. However what's of more interest for DT is >>> how >>> much of that range the peripheral itself actually decodes. >> >> Yes, there are not problem by mapping bigger space in most case. >> >> amba bus's periphal use close to end of region to show device's identical >> information. > > Ah, thanks for the explanation. This make things more clear. > But on the other is it sensible to assume the memory resource size to fit the > IP address space? It appears to me the size is fixed to 4kiB anyway. Would it > make more sense to read the values from the address "base + 4K - x" instead of > "base + size - x"? The size of PrimeCell components in general isn't necessarily 4KB though, and the ID registers were defined relative to the *end* of the register space. The old PrimeCell standards evolved into the CoreSight spec, and from the oldest version of that I can easily link to[1]: "Each component occupies one or more contiguous 4KB blocks of address space. Where a component occupies more than one 4KB block, these registers must appear in the highest 4KB block." (FWIW the latest Coresight 3.0 spec relaxes this restriction, but we tend to model newer stuff as platform drivers with explicit DT/ACPI identifiers rather than amba drivers anyway) Thanks, Robin. [1] https://developer.arm.com/documentation/ihi0029/d/?lang=en > > Best regards, > Alexander > >> In drivers/amba/bus.c, >> >> amba_read_periphid() >> { >> ... >> size = resource_size(&dev->res); >> ... >> for (pid = 0, i = 0; i < 4; i++) >> pid |= (readl(tmp + size - 0x20 + 4 * i) & 255) << (i * > 8); >> } >> >> So the range in DTS for arm,primecell should be actual IP address space. >> >>> Robin. >>> >>>> _______________________________________________ >>>> linux-arm-kernel mailing list >>>> linux-arm-kernel@lists.infradead.org >>>> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel > >
Am Freitag, dem 07.07.2023 um 07:34 +0200 schrieb Alexander Stein: > Hi Frank, > > Am Donnerstag, 6. Juli 2023, 16:39:07 CEST schrieb Frank Li: > > On Thu, Jul 06, 2023 at 12:06:19PM +0100, Robin Murphy wrote: > > > > > Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: > > > > > > The reg size of etm nodes is incorrectly set to 64k instead of 4k. > > > > > > This > > > > > > leads to a crash when calling amba_read_periphid(). After corrected > > > > > > reg > > > > > > size, amba_read_periphid() retrieve the correct periphid. > > > > > > arm,primecell-periphid were removed from the etm nodes. > > > > > > > > > > So this means the reference manual is wrong here? It clearly states > > > > > the size is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 > > > > > On a side note: Is imx8mq affected by this as well? The DAP memory > > > > > table lists similar sizes in the RM . > > > > > > > > Note that the 64K MMIO space per device is really an alignment thing. > > > > It's a recommendation from ARM to allow individual device MMIO regions > > > > to be mapped on kernels with 64K page size. Most of the time the real > > > > MMIO space occupied by the device is actually much smaller than 64K. > > > > > > Indeed, it's quite common for TRM memory maps to be written in terms of > > > the > > > interconnect configuration, i.e. from the point of view of the > > > interconnect > > > itself, that whole range of address space is assigned to that peripheral, > > > and it may even be true that the entire range is routed to the port where > > > that peripheral is connected. However what's of more interest for DT is > > > how > > > much of that range the peripheral itself actually decodes. > > > > Yes, there are not problem by mapping bigger space in most case. > > > > amba bus's periphal use close to end of region to show device's identical > > information. > > Ah, thanks for the explanation. This make things more clear. > But on the other is it sensible to assume the memory resource size to fit the > IP address space? It appears to me the size is fixed to 4kiB anyway. Would it > make more sense to read the values from the address "base + 4K - x" instead of > "base + size - x"? > Huh? Why would AMBA peripherals be fixed to 4K in MMIO size? The ID detection by reading offsets at the end of the MMIO range is generic AMBA bus behavior. The DT should declare the real peripheral MMIO size. Declaring the aligned size is not much of a problem on 64bit systems with huge address spaces but it still wastes vmap space when remapping the MMIO range. When the real peripheral decode size is known it should always be preferred over the aligned size. Regards, Lucas > Best regards, > Alexander > > > In drivers/amba/bus.c, > > > > amba_read_periphid() > > { > > ... > > size = resource_size(&dev->res); > > ... > > for (pid = 0, i = 0; i < 4; i++) > > pid |= (readl(tmp + size - 0x20 + 4 * i) & 255) << (i * > 8); > > } > > > > So the range in DTS for arm,primecell should be actual IP address space. > > > > > Robin. > > > > > > > _______________________________________________ > > > > linux-arm-kernel mailing list > > > > linux-arm-kernel@lists.infradead.org > > > > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel > >
Hi Robin, Am Freitag, 7. Juli 2023, 10:50:31 CEST schrieb Robin Murphy: > On 2023-07-07 06:34, Alexander Stein wrote: > > Hi Frank, > > > > Am Donnerstag, 6. Juli 2023, 16:39:07 CEST schrieb Frank Li: > >> On Thu, Jul 06, 2023 at 12:06:19PM +0100, Robin Murphy wrote: > >>>>> Am Mittwoch, 5. Juli 2023, 22:59:53 CEST schrieb Frank Li: > >>>>>> The reg size of etm nodes is incorrectly set to 64k instead of 4k. > >>>>>> This > >>>>>> leads to a crash when calling amba_read_periphid(). After corrected > >>>>>> reg > >>>>>> size, amba_read_periphid() retrieve the correct periphid. > >>>>>> arm,primecell-periphid were removed from the etm nodes. > >>>>> > >>>>> So this means the reference manual is wrong here? It clearly states > >>>>> the size is 64kiB. Reference Manual i.MX8MP Rev 1. 06/2021 > >>>>> On a side note: Is imx8mq affected by this as well? The DAP memory > >>>>> table lists similar sizes in the RM . > >>>> > >>>> Note that the 64K MMIO space per device is really an alignment thing. > >>>> It's a recommendation from ARM to allow individual device MMIO regions > >>>> to be mapped on kernels with 64K page size. Most of the time the real > >>>> MMIO space occupied by the device is actually much smaller than 64K. > >>> > >>> Indeed, it's quite common for TRM memory maps to be written in terms of > >>> the > >>> interconnect configuration, i.e. from the point of view of the > >>> interconnect > >>> itself, that whole range of address space is assigned to that > >>> peripheral, > >>> and it may even be true that the entire range is routed to the port > >>> where > >>> that peripheral is connected. However what's of more interest for DT is > >>> how > >>> much of that range the peripheral itself actually decodes. > >> > >> Yes, there are not problem by mapping bigger space in most case. > >> > >> amba bus's periphal use close to end of region to show device's identical > >> information. > > > > Ah, thanks for the explanation. This make things more clear. > > But on the other is it sensible to assume the memory resource size to fit > > the IP address space? It appears to me the size is fixed to 4kiB anyway. > > Would it make more sense to read the values from the address "base + 4K - > > x" instead of "base + size - x"? > > The size of PrimeCell components in general isn't necessarily 4KB > though, and the ID registers were defined relative to the *end* of the > register space. The old PrimeCell standards evolved into the CoreSight > spec, and from the oldest version of that I can easily link to[1]: > > "Each component occupies one or more contiguous 4KB blocks of address > space. Where a component occupies more than one 4KB block, these > registers must appear in the highest 4KB block." > > (FWIW the latest Coresight 3.0 spec relaxes this restriction, but we > tend to model newer stuff as platform drivers with explicit DT/ACPI > identifiers rather than amba drivers anyway) Ah, I wasn't aware the register space for PrimeCells/CoreSight could be larger than 4k. So the exact size must be known and used in DT. Thanks for explanation. Best regards, Alexander > Thanks, > Robin. > > [1] https://developer.arm.com/documentation/ihi0029/d/?lang=en > > > Best regards, > > Alexander > > > >> In drivers/amba/bus.c, > >> > >> amba_read_periphid() > >> { > >> > >> ... > >> size = resource_size(&dev->res); > >> ... > >> for (pid = 0, i = 0; i < 4; i++) > >> > >> pid |= (readl(tmp + size - 0x20 + 4 * i) & 255) << (i * > > > > 8); > > > >> } > >> > >> So the range in DTS for arm,primecell should be actual IP address space. > >> > >>> Robin. > >>> > >>>> _______________________________________________ > >>>> linux-arm-kernel mailing list > >>>> linux-arm-kernel@lists.infradead.org > >>>> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
On Wed, Jul 05, 2023 at 04:59:53PM -0400, Frank Li wrote: > The reg size of etm nodes is incorrectly set to 64k instead of 4k. This > leads to a crash when calling amba_read_periphid(). After corrected reg > size, amba_read_periphid() retrieve the correct periphid. > arm,primecell-periphid were removed from the etm nodes. > > Signed-off-by: Frank Li <Frank.Li@nxp.com> > --- @shawn: Acutally the all comments is clear. No further change needed. Frank > arch/arm64/boot/dts/freescale/imx8mp.dtsi | 12 ++++-------- > 1 file changed, 4 insertions(+), 8 deletions(-) > > diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi > index cc406bb338fe..e0ca82ff6f15 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi > @@ -306,8 +306,7 @@ soc: soc@0 { > > etm0: etm@28440000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28440000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28440000 0x1000>; > cpu = <&A53_0>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk"; > @@ -323,8 +322,7 @@ etm0_out_port: endpoint { > > etm1: etm@28540000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28540000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28540000 0x1000>; > cpu = <&A53_1>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk"; > @@ -340,8 +338,7 @@ etm1_out_port: endpoint { > > etm2: etm@28640000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28640000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28640000 0x1000>; > cpu = <&A53_2>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk"; > @@ -357,8 +354,7 @@ etm2_out_port: endpoint { > > etm3: etm@28740000 { > compatible = "arm,coresight-etm4x", "arm,primecell"; > - reg = <0x28740000 0x10000>; > - arm,primecell-periphid = <0xbb95d>; > + reg = <0x28740000 0x1000>; > cpu = <&A53_3>; > clocks = <&clk IMX8MP_CLK_MAIN_AXI>; > clock-names = "apb_pclk"; > -- > 2.34.1 >
On Wed, Jul 05, 2023 at 04:59:53PM -0400, Frank Li wrote: > The reg size of etm nodes is incorrectly set to 64k instead of 4k. This > leads to a crash when calling amba_read_periphid(). After corrected reg > size, amba_read_periphid() retrieve the correct periphid. > arm,primecell-periphid were removed from the etm nodes. > > Signed-off-by: Frank Li <Frank.Li@nxp.com> Applied, thanks!
diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index cc406bb338fe..e0ca82ff6f15 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -306,8 +306,7 @@ soc: soc@0 { etm0: etm@28440000 { compatible = "arm,coresight-etm4x", "arm,primecell"; - reg = <0x28440000 0x10000>; - arm,primecell-periphid = <0xbb95d>; + reg = <0x28440000 0x1000>; cpu = <&A53_0>; clocks = <&clk IMX8MP_CLK_MAIN_AXI>; clock-names = "apb_pclk"; @@ -323,8 +322,7 @@ etm0_out_port: endpoint { etm1: etm@28540000 { compatible = "arm,coresight-etm4x", "arm,primecell"; - reg = <0x28540000 0x10000>; - arm,primecell-periphid = <0xbb95d>; + reg = <0x28540000 0x1000>; cpu = <&A53_1>; clocks = <&clk IMX8MP_CLK_MAIN_AXI>; clock-names = "apb_pclk"; @@ -340,8 +338,7 @@ etm1_out_port: endpoint { etm2: etm@28640000 { compatible = "arm,coresight-etm4x", "arm,primecell"; - reg = <0x28640000 0x10000>; - arm,primecell-periphid = <0xbb95d>; + reg = <0x28640000 0x1000>; cpu = <&A53_2>; clocks = <&clk IMX8MP_CLK_MAIN_AXI>; clock-names = "apb_pclk"; @@ -357,8 +354,7 @@ etm2_out_port: endpoint { etm3: etm@28740000 { compatible = "arm,coresight-etm4x", "arm,primecell"; - reg = <0x28740000 0x10000>; - arm,primecell-periphid = <0xbb95d>; + reg = <0x28740000 0x1000>; cpu = <&A53_3>; clocks = <&clk IMX8MP_CLK_MAIN_AXI>; clock-names = "apb_pclk";