| Message ID | 1687246361-23607-3-git-send-email-quic_taozha@quicinc.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp3493501vqr;
Tue, 20 Jun 2023 00:45:57 -0700 (PDT)
X-Google-Smtp-Source:
ACHHUZ42Co4MWJn1Mqy+brhOX2GtXuNrtfb1nFwE+9Df27LhIyxpnFYSqOxQrZJZt/gIht1SOO0m
X-Received: by 2002:a05:6808:f02:b0:39e:d865:3b6a with SMTP id
m2-20020a0568080f0200b0039ed8653b6amr6671119oiw.52.1687247156897;
Tue, 20 Jun 2023 00:45:56 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1687247156; cv=none;
d=google.com; s=arc-20160816;
b=QPpZ49FHglxmoMfBHpbICTwRVhSfsmylAW+5KoQScIsG7lY+qxe1z78iY1DqD8703a
tdnzqQizCFFnNc6KuZzU0eY9VwefGaKpFrWnFxm7BkZXdzp7z50Vux7BihJa9n5L7jA7
TiLaNfAKs5OMDf6vfEBBcImHYvdZ6WhBib8oR+V6aH9Vv/bLK/QHonTIb+o2PeeoSGaU
w3GFrNiGOCagoOM6lq+vAZCv10Ej4yWs2B335NsxBaZV52sX3La7b1wQruwsZBF3ykBs
Gehs2GtJP3MDS9QuWgizk3FP+k6nMRRIGWnZH9Jlj/Ge9vooB+KyKWDnuDblHdi/hr5K
wtMA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=list-id:precedence:mime-version:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=DNaojRv5QWWakQ+RKLmR/fQmqSTeCpymyhCzyrB09P4=;
b=Nrp7ACSNScR9IKMKUjrZUZ4VNOlMlYqTzXAWTBmIpHZfeFbRLm8b/Mg+7aC3GydrZU
utDhqNE701UASeXWEmZSSHZho/pGNpmKoFlcwsJdTmTapkdkE1z3J7XhynozfALUrHW6
6tcLnwEbPp/9NMvQBojKpMh8LA3fct+v8hiwGZbv1t3BLT8IOEl82ff3JcA+iHnm3J/p
xgrxBPFMOhGF4bp1F4NzwIce7GHydCJ+GQ23S62P+v7TBSAMWPOQkTHAp/5muLdIWRc6
TQyEx91oiGvzbiIXelTboOJmxMQ7Q12WVS4zfBpxS7dsst2ZmzxVGP3wkZOV7e1hc0aP
4nEA==
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ZliKwsG9;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20])
by mx.google.com with ESMTP id
t64-20020a638143000000b00544c0bf5ffesi1187454pgd.606.2023.06.20.00.45.43;
Tue, 20 Jun 2023 00:45:56 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
client-ip=2620:137:e000::1:20;
Authentication-Results: mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ZliKwsG9;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 2620:137:e000::1:20 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S230293AbjFTHej (ORCPT <rfc822;duw91626@gmail.com> + 99 others);
Tue, 20 Jun 2023 03:34:39 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36752 "EHLO
lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
with ESMTP id S229995AbjFTHe1 (ORCPT
<rfc822;linux-kernel@vger.kernel.org>);
Tue, 20 Jun 2023 03:34:27 -0400
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0D08B197;
Tue, 20 Jun 2023 00:34:25 -0700 (PDT)
Received: from pps.filterd (m0279868.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id
35K6231p020182;
Tue, 20 Jun 2023 07:33:32 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;
h=from : to : cc :
subject : date : message-id : in-reply-to : references : mime-version :
content-type; s=qcppdkim1;
bh=DNaojRv5QWWakQ+RKLmR/fQmqSTeCpymyhCzyrB09P4=;
b=ZliKwsG9gF1+FQ1Dr1XD4HJ1r5J3OblsHS8YHEyVkyHuOfx9jsarc2rMKajy8QJs/Z8G
BztEwcICYnRl+Sl/1ymSpatHXPTNzbjWAyH/07DO/BoKnNt35fsM70jp6k6TAC0KWJKj
fzfE0fyJq6tES5xrA45xlQfL8I+MN9D2rRwkwX/KJj0LJ8qEZLRlk8thesyxXWOHJnWf
Zz9XYiqAFoFviJQuEPBs9oXPxVYAlAwm/VcSwf1HNIhJAXphhCFdqi5WTDgQnb1FoHJD
govdWdfH6Z91rcoY6IW+nUpv0RwsKI/5MRxIJRuOkPVgRiEGwuxW6W7pi/dsuu+8WNBD 5A==
Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3rarwes9y6-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Tue, 20 Jun 2023 07:33:32 +0000
Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com
[10.47.97.35])
by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
35K7XUTN000602
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Tue, 20 Jun 2023 07:33:31 GMT
Received: from taozha-gv.qualcomm.com (10.80.80.8) by
nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.986.42; Tue, 20 Jun 2023 00:33:15 -0700
From: Tao Zhang <quic_taozha@quicinc.com>
To: Mathieu Poirier <mathieu.poirier@linaro.org>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Konrad Dybcio <konradybcio@gmail.com>,
Mike Leach <mike.leach@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
CC: Tao Zhang <quic_taozha@quicinc.com>,
Jinlong Mao <quic_jinlmao@quicinc.com>,
Leo Yan <leo.yan@linaro.org>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
<coresight@lists.linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
Tingwei Zhang <quic_tingweiz@quicinc.com>,
Yuanfang Zhang <quic_yuanfang@quicinc.com>,
Trilok Soni <quic_tsoni@quicinc.com>,
Hao Zhang <quic_hazha@quicinc.com>,
<linux-arm-msm@vger.kernel.org>, <andersson@kernel.org>
Subject: [PATCH v6 02/13] dt-bindings: arm: Add support for DSB element size
Date: Tue, 20 Jun 2023 15:32:30 +0800
Message-ID: <1687246361-23607-3-git-send-email-quic_taozha@quicinc.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1687246361-23607-1-git-send-email-quic_taozha@quicinc.com>
References: <1687246361-23607-1-git-send-email-quic_taozha@quicinc.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.80.80.8]
X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To
nalasex01c.na.qualcomm.com (10.47.97.35)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: 9wxjnfQOGT3DZXNO-4eOhI5kfT7Qo9Ux
X-Proofpoint-ORIG-GUID: 9wxjnfQOGT3DZXNO-4eOhI5kfT7Qo9Ux
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.591,FMLib:17.11.176.26
definitions=2023-06-20_04,2023-06-16_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
lowpriorityscore=0
mlxlogscore=849 spamscore=0 mlxscore=0 malwarescore=0 bulkscore=0
phishscore=0 impostorscore=0 adultscore=0 suspectscore=0 clxscore=1015
priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.12.0-2305260000 definitions=main-2306200067
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS,
T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no
version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?=
X-GMAIL-THRID: =?utf-8?q?1769206874770327135?=
X-GMAIL-MSGID: =?utf-8?q?1769206874770327135?=
|
| Series |
Add support to configure TPDM DSB subunit
|
|
Commit Message
Tao Zhang
June 20, 2023, 7:32 a.m. UTC
Add property "qcom,dsb-elem-size" to support DSB(Discrete Single
Bit) element for TPDM. The associated aggregator will read this
size before it is enabled. DSB element size currently only
supports 32-bit and 64-bit.
Signed-off-by: Tao Zhang <quic_taozha@quicinc.com>
---
Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 10 ++++++++++
1 file changed, 10 insertions(+)
Comments
On Tue, 20 Jun 2023 15:32:30 +0800, Tao Zhang wrote: > Add property "qcom,dsb-elem-size" to support DSB(Discrete Single > Bit) element for TPDM. The associated aggregator will read this > size before it is enabled. DSB element size currently only > supports 32-bit and 64-bit. > > Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> > --- > Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml | 10 ++++++++++ > 1 file changed, 10 insertions(+) > Acked-by: Rob Herring <robh@kernel.org>
diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml index 5c08342..931ee8f 100644 --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml @@ -44,6 +44,14 @@ properties: minItems: 1 maxItems: 2 + qcom,dsb-element-size: + description: + Specifies the DSB(Discrete Single Bit) element size supported by + the monitor. The associated aggregator will read this size before it + is enabled. DSB element size currently only supports 32-bit and 64-bit. + $ref: /schemas/types.yaml#/definitions/uint8 + enum: [32, 64] + clocks: maxItems: 1 @@ -77,6 +85,8 @@ examples: compatible = "qcom,coresight-tpdm", "arm,primecell"; reg = <0x0684c000 0x1000>; + qcom,dsb-element-size = /bits/ 8 <32>; + clocks = <&aoss_qmp>; clock-names = "apb_pclk";