Message ID | 1686154687-29356-2-git-send-email-quic_krichai@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp326541vqr; Wed, 7 Jun 2023 09:31:08 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ69PwUgNVGIo5ZoC8lMbiTrr0kyLRBssKh7DSQHcf1nxJgV+gHYtwjFMdVDwGG01ps0Fooa X-Received: by 2002:a17:90a:6409:b0:24d:e296:659b with SMTP id g9-20020a17090a640900b0024de296659bmr6750975pjj.22.1686155467688; Wed, 07 Jun 2023 09:31:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686155467; cv=none; d=google.com; s=arc-20160816; b=eGFwCLDHA/qgMcq8r0yVA7fQQGbVzPa1wGQ1l6ppLZSZ/Ewj8ZMNaiI1dIwm57xAW6 qoL94P+kqvnt1DWAEzLLoJAEyzPCzEBD9V6zao5Pq76QyV9Tty7kTnTG3zNWd9UfRKRy C2hy+apQNpBOln+kZujpaQCtt41CPULgHxrlHNXWNWYbLkPVNfLV/7cRyOyOOcv4TCeB 0H+G3m5OscghdP5hD/QlHV+WmBQ54pwAuaX3l8utSAqVPxpS2tvOYVWK8WU1+Ty33Qib 8gG98x3UnVR3NesuJ+47u+YJi0LxLgcJ8Yzr1fc10CEf0YnSF/5LRFIxJuRofhV8+qGs WMzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=61vBZyVK0yu2dGKEX+jl2JNYtBVOpZg+u5PQ1Clhego=; b=bWki3Esk4Ljw7M3Gxh/QHMwWpTpJjpmRBq8JDcLyzz0S4PUCzcv0903OjGWFbl4k3e nTwCabo3CqWANEPmwFu6M27Js5ahDsgcfJ/VwGBgJbhqeHML9XRMvnk6lrep05al0Pj/ /jA6hs/j5HXsR9HTC02ubhkA4gUydL+D7gUBIkDRLJU4rhK/r0Kjojq/DUjVBrV8F/kz lhPqq8ezLxXRR/QtNNzQyzIyogx2IOOjG3iYXEa2s++BDhDgm5iCBqXYrrHHuLl/W9jV 2KnrZJmscDX8aBXz49/xpqHsahg3/cTthgRFUirov2hpQoUrti2ARD3uyJHO4rq+lE+L 18eQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=RqCIUKfd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h132-20020a636c8a000000b00543d2ba66casi3788893pgc.621.2023.06.07.09.30.52; Wed, 07 Jun 2023 09:31:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=RqCIUKfd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232477AbjFGQS3 (ORCPT <rfc822;literming00@gmail.com> + 99 others); Wed, 7 Jun 2023 12:18:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43702 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232353AbjFGQSY (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 7 Jun 2023 12:18:24 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 595AC199D; Wed, 7 Jun 2023 09:18:21 -0700 (PDT) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 357ErJHX030519; Wed, 7 Jun 2023 16:18:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=61vBZyVK0yu2dGKEX+jl2JNYtBVOpZg+u5PQ1Clhego=; b=RqCIUKfdVfU+DCkJC0HvRIv6vyV0Xofzxf18yzTyzAxwVOXBQ5gze0TCYlc+NhfnDQDL iczVfiNTgucllYrFz9FBlL3WfKY5pq3CA8XM45FQc7OC5maVTyCdtsi+PvtIve8+yY// 8x7KNPPUqmhkCSbRU9pQ3ZBufQJt40B3S+qKh2glsMbbXx8cS/flZQS0pOeM2EA2owyJ 8ARUPE9G3UFOBpWIHtpoBOAYxwEG4LOHtm7TrwMfc+q2Qjej3U0stLscIe5INFi1AfWd 1GGTWjekrmu4y3C96oGvlpHML4tJBU7oXV5Mtddf8GiM0K6BYRrG63EGKj48AFOtS2g8 OQ== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3r2a9taa5g-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 07 Jun 2023 16:18:13 +0000 Received: from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 357GI9bu029209; Wed, 7 Jun 2023 16:18:09 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 3qyxkm3bua-1; Wed, 07 Jun 2023 16:18:09 +0000 Received: from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 357GI9Na029187; Wed, 7 Jun 2023 16:18:09 GMT Received: from hu-sgudaval-hyd.qualcomm.com (hu-krichai-hyd.qualcomm.com [10.213.110.112]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTP id 357GI9i0029181; Wed, 07 Jun 2023 16:18:09 +0000 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 4058933) id 7F3B437F1; Wed, 7 Jun 2023 21:48:08 +0530 (+0530) From: Krishna chaitanya chundru <quic_krichai@quicinc.com> To: manivannan.sadhasivam@linaro.org Cc: quic_vbadigan@quicinc.com, quic_ramkri@quicinc.com, Krishna chaitanya chundru <quic_krichai@quicinc.com>, Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Manivannan Sadhasivam <mani@kernel.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?= =?utf-8?q?ski?= <kw@linux.com>, Rob Herring <robh@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, linux-arm-msm@vger.kernel.org (open list:ARM/QUALCOMM SUPPORT), linux-pci@vger.kernel.org (open list:PCIE ENDPOINT DRIVER FOR QUALCOMM), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v2 1/3] dt-bindings: PCI: qcom: ep: Add interconnects path Date: Wed, 7 Jun 2023 21:48:05 +0530 Message-Id: <1686154687-29356-2-git-send-email-quic_krichai@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1686154687-29356-1-git-send-email-quic_krichai@quicinc.com> References: <1686154687-29356-1-git-send-email-quic_krichai@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: fYNWjBnjsuVGdglBZbo2ghLCjPXAHmF3 X-Proofpoint-GUID: fYNWjBnjsuVGdglBZbo2ghLCjPXAHmF3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-06-07_07,2023-06-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 bulkscore=0 phishscore=0 clxscore=1015 impostorscore=0 malwarescore=0 suspectscore=0 mlxlogscore=919 spamscore=0 adultscore=0 priorityscore=1501 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2305260000 definitions=main-2306070138 X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768062155279283934?= X-GMAIL-MSGID: =?utf-8?q?1768062155279283934?= |
Series |
[v2,1/3] dt-bindings: PCI: qcom: ep: Add interconnects path
|
|
Commit Message
Krishna chaitanya chundru
June 7, 2023, 4:18 p.m. UTC
Add the "pcie-mem" interconnect path to the bindings.
Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com>
---
Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 9 +++++++++
1 file changed, 9 insertions(+)
Comments
On Wed, 07 Jun 2023 21:48:05 +0530, Krishna chaitanya chundru wrote: > Add the "pcie-mem" interconnect path to the bindings. > > Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com> > --- > Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 9 +++++++++ > 1 file changed, 9 insertions(+) > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: dtschema/dtc warnings/errors: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.example.dtb: pcie-ep@1c00000: 'interconnects' is a required property From schema: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.example.dtb: pcie-ep@1c00000: 'interconnect-names' is a required property From schema: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/1686154687-29356-2-git-send-email-quic_krichai@quicinc.com The base for the series is generally the latest rc1. A different dependency should be noted in *this* patch. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit after running the above command yourself. Note that DT_SCHEMA_FILES can be set to your schema file to speed up checking your schema. However, it must be unset to test all examples with your schema.
On Wed, Jun 07, 2023 at 09:48:05PM +0530, Krishna chaitanya chundru wrote: > Add the "pcie-mem" interconnect path to the bindings. > > Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com> > --- > Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > index b3c22eb..6fc5440 100644 > --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > @@ -70,6 +70,13 @@ properties: > description: GPIO used as WAKE# output signal > maxItems: 1 > > + interconnects: > + maxItems: 1 > + > + interconnect-names: > + items: > + - const: pcie-mem > + > resets: > maxItems: 1 > > @@ -97,6 +104,8 @@ required: > - interrupts > - interrupt-names > - reset-gpios > + - interconnects > + - interconnect-names You can't add required properties. That's an ABI break. Up to the platform whether that's acceptible, but you have to explain all this in the commmit msg. > - resets > - reset-names > - power-domains > -- > 2.7.4 >
On Thu, Jun 08, 2023 at 09:27:59AM -0600, Rob Herring wrote: > On Wed, Jun 07, 2023 at 09:48:05PM +0530, Krishna chaitanya chundru wrote: > > Add the "pcie-mem" interconnect path to the bindings. > > > > Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com> > > --- > > Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 9 +++++++++ > > 1 file changed, 9 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > > index b3c22eb..6fc5440 100644 > > --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > > +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > > @@ -70,6 +70,13 @@ properties: > > description: GPIO used as WAKE# output signal > > maxItems: 1 > > > > + interconnects: > > + maxItems: 1 > > + > > + interconnect-names: > > + items: > > + - const: pcie-mem > > + > > resets: > > maxItems: 1 > > > > @@ -97,6 +104,8 @@ required: > > - interrupts > > - interrupt-names > > - reset-gpios > > + - interconnects > > + - interconnect-names > > You can't add required properties. That's an ABI break. Up to the > platform whether that's acceptible, but you have to explain all this in > the commmit msg. > Some platforms may not boot if a device driver doesn't initialize the interconnect path. Mostly it is all handled by the bootloader but we have starting to see cases where bootloader simply ignores them. So I'd say that these need to be made required (should've been from the start but I take the blame). And yes, this info should be part of the commit message. - Mani > > - resets > > - reset-names > > - power-domains > > -- > > 2.7.4 > >
On 6/7/2023 10:51 PM, Rob Herring wrote: > On Wed, 07 Jun 2023 21:48:05 +0530, Krishna chaitanya chundru wrote: >> Add the "pcie-mem" interconnect path to the bindings. >> >> Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com> >> --- >> Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 9 +++++++++ >> 1 file changed, 9 insertions(+) >> > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' > on your patch (DT_CHECKER_FLAGS is new in v5.13): > > yamllint warnings/errors: > > dtschema/dtc warnings/errors: > /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.example.dtb: pcie-ep@1c00000: 'interconnects' is a required property > From schema: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.example.dtb: pcie-ep@1c00000: 'interconnect-names' is a required property > From schema: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > > doc reference errors (make refcheckdocs): > > See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/1686154687-29356-2-git-send-email-quic_krichai@quicinc.com > > The base for the series is generally the latest rc1. A different dependency > should be noted in *this* patch. > > If you already ran 'make dt_binding_check' and didn't see the above > error(s), then make sure 'yamllint' is installed and dt-schema is up to > date: > > pip3 install dtschema --upgrade > > Please check and re-submit after running the above command yourself. Note > that DT_SCHEMA_FILES can be set to your schema file to speed up checking > your schema. However, it must be unset to test all examples with your schema. > Fixed the errors. - Krishna chaitanya
On 09/06/2023 13:55, Krishna Chaitanya Chundru wrote: >> >> Please check and re-submit after running the above command yourself. Note >> that DT_SCHEMA_FILES can be set to your schema file to speed up checking >> your schema. However, it must be unset to test all examples with your schema. >> > Fixed the errors. Then please test it before sending. Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml index b3c22eb..6fc5440 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -70,6 +70,13 @@ properties: description: GPIO used as WAKE# output signal maxItems: 1 + interconnects: + maxItems: 1 + + interconnect-names: + items: + - const: pcie-mem + resets: maxItems: 1 @@ -97,6 +104,8 @@ required: - interrupts - interrupt-names - reset-gpios + - interconnects + - interconnect-names - resets - reset-names - power-domains