Message ID | 20230601093744.1565802-4-u-kumar1@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp171653vqr; Thu, 1 Jun 2023 02:42:56 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5xcnrTkBgMAzLQ4ZYNNbxW7UEhIvZrhb8lNt4HyAVylNg2Sehd1Y5iVeoPRGDg8vz/weww X-Received: by 2002:a05:6a20:c702:b0:106:3b67:b5db with SMTP id hi2-20020a056a20c70200b001063b67b5dbmr5832538pzb.18.1685612576182; Thu, 01 Jun 2023 02:42:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685612576; cv=none; d=google.com; s=arc-20160816; b=e8LwNEtTa/e76SaBPCi8608UhEkVgJTDzs1MtgItGuolKI0lKnThIOuxlZ5kBauqXU OEZaSI5bVr/IDtK0Nz5jxSPbrAUpJ/2ziVG7UNZnGwRqBDKf4/bQfhanNqKk/W6hgQEU qDYilAUM/PyP9rcEegoVG3AmpfjaUjx7iQrtWu+curkBK4ul94E+0oJcH5cSSW0ZWaXm CxGBJMXtRPl+2LA3MLyl1AmNNbE0Tz/a/MVr30bKM3zumFGj0HlAR0pxfp/fW9m94CIc MZaeP2Xl5umGwONTJQUHfqDgfd4UMYVsF2CjAaCRqtyBFzJZTKOJDGDjaMDED2e9bsOG gCIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=4BRSb3rd3F9dj/PuZiosOk0R6+mUWSddKQ8mwvmUAl4=; b=vu1omsMQQQM1DnblJ+Q9L6OI2cdbXETEktJ9EkhyXAV2CDvCLlukZBev34molZbZQC zy3Swq7YWm8e6myVl/jNQq6DGMTU+lpFxu+ksaFBxyfG/rEni9jRHDgkKpFcHaQGXToy PfxIrf7y8OxCHWyM1d9pMk+BH8Goe02kSJvtalRiO6p+HznJNhdOxchRokINwZDTjl9G WcbKAAz9a9mtPRkv7R/N8/iHtG7SExs3Ywx9VM0r9p1MqwmcYinvwCMN0KNkyj+6fY2P BiW/edydk91WYzqBqErE5i2uGrkoXWEREWr6LTbV16uGhYCYzJkE0K+S6HF2nt5/peEB KZjQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=fqGQKmub; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b7-20020a170902650700b001a24521e826si2408273plk.61.2023.06.01.02.42.42; Thu, 01 Jun 2023 02:42:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=fqGQKmub; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232211AbjFAJi7 (ORCPT <rfc822;limurcpp@gmail.com> + 99 others); Thu, 1 Jun 2023 05:38:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52624 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232905AbjFAJix (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 1 Jun 2023 05:38:53 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2B3D2197; Thu, 1 Jun 2023 02:38:48 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3519ccLZ115957; Thu, 1 Jun 2023 04:38:38 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1685612318; bh=4BRSb3rd3F9dj/PuZiosOk0R6+mUWSddKQ8mwvmUAl4=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=fqGQKmubciOsoHvPWoZsAq5AV+HEQ08w75dmm3mybdohW5oaHIxlreHfRBVyQHhoF PP4OwPQoNtanMsvNWj6vRLlhiB0G7DuigOVLbj8uNyCSWhBxA3xz3gMBNtadpuxaFW jr78UmeknD2v4FmneELNRagpoJClQw1ZyS8MuvoQ= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3519ccLE023338 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 1 Jun 2023 04:38:38 -0500 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 1 Jun 2023 04:38:37 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 1 Jun 2023 04:38:37 -0500 Received: from udit-HP-Z2-Tower-G9-Workstation-Desktop-PC.dhcp.ti.com (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3519cNqV072495; Thu, 1 Jun 2023 04:38:34 -0500 From: Udit Kumar <u-kumar1@ti.com> To: <nm@ti.com>, <vigneshr@ti.com>, <kristo@kernel.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <conor+dt@kernel.org>, <m-chawdhry@ti.com>, <n-francis@ti.com> CC: Udit Kumar <u-kumar1@ti.com> Subject: [PATCH v2 3/5] arm64: dts: ti: k3-j7200-common-proc-board: main_pmx0 clean up Date: Thu, 1 Jun 2023 15:07:42 +0530 Message-ID: <20230601093744.1565802-4-u-kumar1@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230601093744.1565802-1-u-kumar1@ti.com> References: <20230601093744.1565802-1-u-kumar1@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767492892364530775?= X-GMAIL-MSGID: =?utf-8?q?1767492892364530775?= |
Series |
arm64: dts: ti: k3-j7200: Add properties and sync with uboot
|
|
Commit Message
Kumar, Udit
June 1, 2023, 9:37 a.m. UTC
Add main_uart0 pin mux in board common file
Signed-off-by: Udit Kumar <u-kumar1@ti.com>
---
arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts | 11 +++++++++++
1 file changed, 11 insertions(+)
Comments
On 15:07-20230601, Udit Kumar wrote: > Add main_uart0 pin mux in board common file $subject is a bit misleading.. I think the intent is to mux the console explicitly rather than a pinmux cleanup itself. > > Signed-off-by: Udit Kumar <u-kumar1@ti.com> > --- > arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts | 11 +++++++++++ > 1 file changed, 11 insertions(+) > > diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts > index 0cc0e1dc40c5..02d2e4b36b18 100644 > --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts > +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts > @@ -113,6 +113,15 @@ J721E_IOPAD(0xd8, PIN_INPUT_PULLUP, 0) /* (W2) I2C0_SDA */ > >; > }; > > + main_uart0_pins_default: main_uart0_pins_default { > + pinctrl-single,pins = < > + J721E_IOPAD(0xb0, PIN_INPUT, 0) /* (T16) UART0_RXD */ > + J721E_IOPAD(0xb4, PIN_OUTPUT, 0) /* (T17) UART0_TXD */ > + J721E_IOPAD(0xc0, PIN_INPUT, 2) /* (W3) SPI0_CS0.UART0_CTSn */ > + J721E_IOPAD(0xc4, PIN_OUTPUT, 2) /* (U5) SPI0_CS1.UART0_RTSn */ > + >; > + }; > + > main_i2c1_pins_default: main-i2c1-pins-default { > pinctrl-single,pins = < > J721E_IOPAD(0xdc, PIN_INPUT_PULLUP, 3) /* (U3) ECAP0_IN_APWM_OUT.I2C1_SCL */ > @@ -162,6 +171,8 @@ &main_uart0 { > status = "okay"; > /* Shared with ATF on this platform */ > power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>; > + pinctrl-names = "default"; > + pinctrl-0 = <&main_uart0_pins_default>; > }; > > &main_uart1 { > -- > 2.34.1 >
Thanks On 6/1/2023 4:15 PM, Nishanth Menon wrote: > On 15:07-20230601, Udit Kumar wrote: >> Add main_uart0 pin mux in board common file > $subject is a bit misleading.. I think the intent is to mux the console > explicitly rather than a pinmux cleanup itself. oops, missed to changed subject of this patch after split. Will address in v3. >> Signed-off-by: Udit Kumar<u-kumar1@ti.com> >> --- >> arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts | 11 +++++++++++ >> 1 file changed, 11 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts >> index 0cc0e1dc40c5..02d2e4b36b18 100644 >> --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts >> +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts >> @@ -113,6 +113,15 @@ J721E_IOPAD(0xd8, PIN_INPUT_PULLUP, 0) /* (W2) I2C0_SDA */ >> >; >> }; >> >> + main_uart0_pins_default: main_uart0_pins_default { >> + pinctrl-single,pins = < >> + J721E_IOPAD(0xb0, PIN_INPUT, 0) /* (T16) UART0_RXD */ >> + J721E_IOPAD(0xb4, PIN_OUTPUT, 0) /* (T17) UART0_TXD */ >> + J721E_IOPAD(0xc0, PIN_INPUT, 2) /* (W3) SPI0_CS0.UART0_CTSn */ >> + J721E_IOPAD(0xc4, PIN_OUTPUT, 2) /* (U5) SPI0_CS1.UART0_RTSn */ >> + >; >> + }; >> + >> main_i2c1_pins_default: main-i2c1-pins-default { >> pinctrl-single,pins = < >> J721E_IOPAD(0xdc, PIN_INPUT_PULLUP, 3) /* (U3) ECAP0_IN_APWM_OUT.I2C1_SCL */ >> @@ -162,6 +171,8 @@ &main_uart0 { >> status = "okay"; >> /* Shared with ATF on this platform */ >> power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&main_uart0_pins_default>; >> }; >> >> &main_uart1 { >> -- >> 2.34.1 >>
diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts index 0cc0e1dc40c5..02d2e4b36b18 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -113,6 +113,15 @@ J721E_IOPAD(0xd8, PIN_INPUT_PULLUP, 0) /* (W2) I2C0_SDA */ >; }; + main_uart0_pins_default: main_uart0_pins_default { + pinctrl-single,pins = < + J721E_IOPAD(0xb0, PIN_INPUT, 0) /* (T16) UART0_RXD */ + J721E_IOPAD(0xb4, PIN_OUTPUT, 0) /* (T17) UART0_TXD */ + J721E_IOPAD(0xc0, PIN_INPUT, 2) /* (W3) SPI0_CS0.UART0_CTSn */ + J721E_IOPAD(0xc4, PIN_OUTPUT, 2) /* (U5) SPI0_CS1.UART0_RTSn */ + >; + }; + main_i2c1_pins_default: main-i2c1-pins-default { pinctrl-single,pins = < J721E_IOPAD(0xdc, PIN_INPUT_PULLUP, 3) /* (U3) ECAP0_IN_APWM_OUT.I2C1_SCL */ @@ -162,6 +171,8 @@ &main_uart0 { status = "okay"; /* Shared with ATF on this platform */ power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>; + pinctrl-names = "default"; + pinctrl-0 = <&main_uart0_pins_default>; }; &main_uart1 {