Message ID | 20221101215804.16262-2-afd@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp3231193wru; Tue, 1 Nov 2022 15:00:01 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6kBiHoCKRWaKmAnaKw6sJLd9aYBKz1506fNO6ITfYdm8WNdpUA5BKp3E4cUVX//ZLHrJcw X-Received: by 2002:aa7:9421:0:b0:56b:b2a8:6822 with SMTP id y1-20020aa79421000000b0056bb2a86822mr21552920pfo.86.1667340001627; Tue, 01 Nov 2022 15:00:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667340001; cv=none; d=google.com; s=arc-20160816; b=aG0mJeHgOrrtg/0rEBZRAizt7mEGpfeWrrF9MUr1Gf2h3Z96Q56aJxAFGJyVrloDAe OhtU1+xgPRPiQlALbNx2KZSeXpsfkOD3J5vCHHWdXeMmvI9sOVXT0/Lcbm5FAX+wJXoD XqEzMus+l2pzNl2T9YRJE4Lqt+aazYTWwpdI2XhGdvE57P4vgO2akHnIZLjPw8GsoS7J WJwLEgqcvluty6JQ59SxA/BCXaKLw82IUIEhbkltaotLwCAr9ZT6e1M1o9BGutUhNBEC /qzlMfK/UCE1OXRrZ34/+X7iP4nWXYt/DV9u8Ed7zx5HNKycBfibqSOGiMYM3jvHeG42 azgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ddqZDV3FJMUZFdWZvWshIsmQROUH4N1pUkz1Jj/sBKg=; b=MyXP4/IuMpRJ2SWeyLCQYjfFsDWMAZymAwe0idBBxIt/uOz6Cy0mzfOLfH5yD8PeAj HUoFtlnhk/HOowtFOKFRowM5QjigJx5rwja0qz5Zw2y0k+GLZFeQjBKirGNvSEolGiCk JfcXdc8YnAWkM0sUhY/Ep6JUiEKCoCGjB8MS7H3D6vVTFFDJdCbd2li3A7qORvV5y0vl jR0gspPk7wf8/OZMHDQ3imWOHmBBNtG2iUSGkIdaAgdKsGPnQqQZO6dvL2FfN/fT1Gp9 MKKXkmINDD33w+fpH9mTmldCL6LutStva80ECDYinSnNUjlryy/CAfB4Wptd+KGaU3xj YjLQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=WRfOCJv9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q7-20020a056a00088700b0056e0ac0f382si674937pfj.233.2022.11.01.14.59.48; Tue, 01 Nov 2022 15:00:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=WRfOCJv9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231195AbiKAV67 (ORCPT <rfc822;kartikey406@gmail.com> + 99 others); Tue, 1 Nov 2022 17:58:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38058 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230473AbiKAV6e (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 1 Nov 2022 17:58:34 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C02E86316; Tue, 1 Nov 2022 14:58:29 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2A1Lw6G5131024; Tue, 1 Nov 2022 16:58:06 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1667339886; bh=ddqZDV3FJMUZFdWZvWshIsmQROUH4N1pUkz1Jj/sBKg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=WRfOCJv9wYH43g/6w8SXnr8P34gVuLT/4CazqgkcPCbn9DcuUObdATE/mW0aVbw2d iAPFvjgd67HktMA9qkEWHHQhwaTUsdrOF2sfKYu2v0NN3jG3LTBYXop/ereBC6PsIX //z9aQ6WxTgH/S6EbtnQn2kEFrIboiB/x1jSG/Lo= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2A1Lw6r9021620 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 1 Nov 2022 16:58:06 -0500 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Tue, 1 Nov 2022 16:58:06 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Tue, 1 Nov 2022 16:58:05 -0500 Received: from ula0226330.dal.design.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2A1Lw44m117953; Tue, 1 Nov 2022 16:58:05 -0500 From: Andrew Davis <afd@ti.com> To: Lee Jones <lee@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Arnd Bergmann <arnd@arndb.de>, Linus Walleij <linus.walleij@linaro.org>, Geert Uytterhoeven <geert+renesas@glider.be>, Daniel Tang <dt.tangr@gmail.com>, Fabian Vogt <fabian@ritter-vogt.de> CC: <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, Andrew Davis <afd@ti.com> Subject: [PATCH v4 1/9] dt-bindings: mfd: Add TI-Nspire misc registers Date: Tue, 1 Nov 2022 16:57:56 -0500 Message-ID: <20221101215804.16262-2-afd@ti.com> X-Mailer: git-send-email 2.37.3 In-Reply-To: <20221101215804.16262-1-afd@ti.com> References: <20221101215804.16262-1-afd@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-5.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748332709699434964?= X-GMAIL-MSGID: =?utf-8?q?1748332709699434964?= |
Series |
TI-Nspire cleanups
|
|
Commit Message
Andrew Davis
Nov. 1, 2022, 9:57 p.m. UTC
The TI Nspire devices contain a set of registers with a seemingly
miscellaneous set of functionality. This area is known simply as the
"misc" region.
Signed-off-by: Andrew Davis <afd@ti.com>
---
.../bindings/mfd/ti,nspire-misc.yaml | 55 +++++++++++++++++++
1 file changed, 55 insertions(+)
create mode 100644 Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml
Comments
On Tue, Nov 01, 2022 at 04:57:56PM -0500, Andrew Davis wrote: > The TI Nspire devices contain a set of registers with a seemingly > miscellaneous set of functionality. This area is known simply as the > "misc" region. > > Signed-off-by: Andrew Davis <afd@ti.com> > --- > .../bindings/mfd/ti,nspire-misc.yaml | 55 +++++++++++++++++++ > 1 file changed, 55 insertions(+) > create mode 100644 Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml > > diff --git a/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml > new file mode 100644 > index 0000000000000..d409eae7537bd > --- /dev/null > +++ b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml > @@ -0,0 +1,55 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +# Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/mfd/ti,nspire-misc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: TI Nspire MISC hardware block > + > +maintainers: > + - Andrew Davis <afd@ti.com> > + > +description: | > + System controller node represents a register region containing a set > + of miscellaneous registers. The registers are not cohesive enough to > + represent as any specific type of device. The typical use-case is > + for some other node's driver, or platform-specific code, to acquire > + a reference to the syscon node (e.g. by phandle, node path, or > + search using a specific compatible value), interrogate the node (or > + associated OS driver) to determine the location of the registers, > + and access the registers directly. Looks like you copied the generic description? Describe what MISC contains. > + > +properties: > + compatible: > + items: > + - enum: > + - ti,nspire-misc > + - const: syscon > + - const: simple-mfd > + > + reg: > + maxItems: 1 > + > + reboot: > + $ref: "../power/reset/syscon-reboot.yaml" /schemas/power/... And no quotes needed. > + > +required: > + - compatible > + - reg > + - reboot > + > +additionalProperties: false > + > +examples: > + - | > + misc: misc@900a0000 { > + compatible = "ti,nspire-misc", "syscon", "simple-mfd"; > + reg = <0x900a0000 0x1000>; > + > + reboot { > + compatible = "syscon-reboot"; > + offset = <0x08>; > + value = <0x02>; > + }; > + }; > -- > 2.37.3 > >
On 11/2/22 12:35 PM, Rob Herring wrote: > On Tue, Nov 01, 2022 at 04:57:56PM -0500, Andrew Davis wrote: >> The TI Nspire devices contain a set of registers with a seemingly >> miscellaneous set of functionality. This area is known simply as the >> "misc" region. >> >> Signed-off-by: Andrew Davis <afd@ti.com> >> --- >> .../bindings/mfd/ti,nspire-misc.yaml | 55 +++++++++++++++++++ >> 1 file changed, 55 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml >> >> diff --git a/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml >> new file mode 100644 >> index 0000000000000..d409eae7537bd >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml >> @@ -0,0 +1,55 @@ >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >> +# Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/mfd/ti,nspire-misc.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: TI Nspire MISC hardware block >> + >> +maintainers: >> + - Andrew Davis <afd@ti.com> >> + >> +description: | >> + System controller node represents a register region containing a set >> + of miscellaneous registers. The registers are not cohesive enough to >> + represent as any specific type of device. The typical use-case is >> + for some other node's driver, or platform-specific code, to acquire >> + a reference to the syscon node (e.g. by phandle, node path, or >> + search using a specific compatible value), interrogate the node (or >> + associated OS driver) to determine the location of the registers, >> + and access the registers directly. > > Looks like you copied the generic description? Describe what MISC > contains. > I don't know what all MISC contains (or maybe I do, but it is not publicly available so I'm not going to add anything that hasn't already been found by clean-room reverse engineering [0]). This is the point I was trying to make in that thread on v3. The node's content *is* the hardware description. Every time a new register is found it could have just been added to the DT. But now we also have to go back here and add the exact same information to the binding, every time. We don't require that for simple-bus, should simple-mfd be given the same flexibility? [0] https://hackspire.org/index.php?title=Memory-mapped_I/O_ports_on_Classic#900A0000_-_Miscellaneous >> + >> +properties: >> + compatible: >> + items: >> + - enum: >> + - ti,nspire-misc >> + - const: syscon >> + - const: simple-mfd >> + >> + reg: >> + maxItems: 1 >> + >> + reboot: >> + $ref: "../power/reset/syscon-reboot.yaml" > > /schemas/power/... > > And no quotes needed. > Will fix. Andrew >> + >> +required: >> + - compatible >> + - reg >> + - reboot >> + >> +additionalProperties: false >> + >> +examples: >> + - | >> + misc: misc@900a0000 { >> + compatible = "ti,nspire-misc", "syscon", "simple-mfd"; >> + reg = <0x900a0000 0x1000>; >> + >> + reboot { >> + compatible = "syscon-reboot"; >> + offset = <0x08>; >> + value = <0x02>; >> + }; >> + }; >> -- >> 2.37.3 >> >>
On Wed, Nov 02, 2022 at 02:05:28PM -0500, Andrew Davis wrote: > On 11/2/22 12:35 PM, Rob Herring wrote: > > On Tue, Nov 01, 2022 at 04:57:56PM -0500, Andrew Davis wrote: > > > The TI Nspire devices contain a set of registers with a seemingly > > > miscellaneous set of functionality. This area is known simply as the > > > "misc" region. > > > > > > Signed-off-by: Andrew Davis <afd@ti.com> > > > --- > > > .../bindings/mfd/ti,nspire-misc.yaml | 55 +++++++++++++++++++ > > > 1 file changed, 55 insertions(+) > > > create mode 100644 Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml > > > > > > diff --git a/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml > > > new file mode 100644 > > > index 0000000000000..d409eae7537bd > > > --- /dev/null > > > +++ b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml > > > @@ -0,0 +1,55 @@ > > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > > +# Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ > > > +%YAML 1.2 > > > +--- > > > +$id: http://devicetree.org/schemas/mfd/ti,nspire-misc.yaml# > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > + > > > +title: TI Nspire MISC hardware block > > > + > > > +maintainers: > > > + - Andrew Davis <afd@ti.com> > > > + > > > +description: | > > > + System controller node represents a register region containing a set > > > + of miscellaneous registers. The registers are not cohesive enough to > > > + represent as any specific type of device. The typical use-case is > > > + for some other node's driver, or platform-specific code, to acquire > > > + a reference to the syscon node (e.g. by phandle, node path, or > > > + search using a specific compatible value), interrogate the node (or > > > + associated OS driver) to determine the location of the registers, > > > + and access the registers directly. > > > > Looks like you copied the generic description? Describe what MISC > > contains. > > > > I don't know what all MISC contains (or maybe I do, but it is not > publicly available so I'm not going to add anything that hasn't > already been found by clean-room reverse engineering [0]). Put whatever you are comfortable with, but not a duplicate generic description. You know it at least it has reboot registers... > This is the point I was trying to make in that thread on v3. The > node's content *is* the hardware description. Every time a new > register is found it could have just been added to the DT. But now > we also have to go back here and add the exact same information > to the binding, every time. We don't require that for simple-bus, > should simple-mfd be given the same flexibility? The thing with any MFD is it makes up a device even if it's 'simple', so it's important to get a full picture of the device. It could evolve to not being 'simple'. For example, if you came along and wanted to make it a clock provider, you'd probably create a clock child node that's just a compatible and '#clock-cells'. The feedback would be just add '#clock-cells' to the 'ti,nspire-misc' node. So yes, I want to see additions. Rob
On 11/2/22 4:26 PM, Rob Herring wrote: > On Wed, Nov 02, 2022 at 02:05:28PM -0500, Andrew Davis wrote: >> On 11/2/22 12:35 PM, Rob Herring wrote: >>> On Tue, Nov 01, 2022 at 04:57:56PM -0500, Andrew Davis wrote: >>>> The TI Nspire devices contain a set of registers with a seemingly >>>> miscellaneous set of functionality. This area is known simply as the >>>> "misc" region. >>>> >>>> Signed-off-by: Andrew Davis <afd@ti.com> >>>> --- >>>> .../bindings/mfd/ti,nspire-misc.yaml | 55 +++++++++++++++++++ >>>> 1 file changed, 55 insertions(+) >>>> create mode 100644 Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml >>>> >>>> diff --git a/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml >>>> new file mode 100644 >>>> index 0000000000000..d409eae7537bd >>>> --- /dev/null >>>> +++ b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml >>>> @@ -0,0 +1,55 @@ >>>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >>>> +# Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ >>>> +%YAML 1.2 >>>> +--- >>>> +$id: http://devicetree.org/schemas/mfd/ti,nspire-misc.yaml# >>>> +$schema: http://devicetree.org/meta-schemas/core.yaml# >>>> + >>>> +title: TI Nspire MISC hardware block >>>> + >>>> +maintainers: >>>> + - Andrew Davis <afd@ti.com> >>>> + >>>> +description: | >>>> + System controller node represents a register region containing a set >>>> + of miscellaneous registers. The registers are not cohesive enough to >>>> + represent as any specific type of device. The typical use-case is >>>> + for some other node's driver, or platform-specific code, to acquire >>>> + a reference to the syscon node (e.g. by phandle, node path, or >>>> + search using a specific compatible value), interrogate the node (or >>>> + associated OS driver) to determine the location of the registers, >>>> + and access the registers directly. >>> >>> Looks like you copied the generic description? Describe what MISC >>> contains. >>> >> >> I don't know what all MISC contains (or maybe I do, but it is not >> publicly available so I'm not going to add anything that hasn't >> already been found by clean-room reverse engineering [0]). > > Put whatever you are comfortable with, but not a duplicate generic > description. You know it at least it has reboot registers... > >> This is the point I was trying to make in that thread on v3. The >> node's content *is* the hardware description. Every time a new >> register is found it could have just been added to the DT. But now >> we also have to go back here and add the exact same information >> to the binding, every time. We don't require that for simple-bus, >> should simple-mfd be given the same flexibility? > > The thing with any MFD is it makes up a device even if it's 'simple', so > it's important to get a full picture of the device. It could evolve to > not being 'simple'. > It would not evolve as a generic simple-mfd binding would not allow any extra non-node properties. '^.*$': type: object additionalProperties: false Maybe I'm thinking about this group of registers wrong, maybe it is a simple-bus not a simple-mfd. I mean from software what else is a bus but a space of addressable registers.. The issue would be each child node of a simple-bus needs a unit-address and 'reg'. Which we *could* do here if not for all this syscon weirdness :( > For example, if you came along and wanted to make it a clock provider, > you'd probably create a clock child node that's just a compatible and > '#clock-cells'. The feedback would be just add '#clock-cells' to the > 'ti,nspire-misc' node. So yes, I want to see additions. > And then that would still fail the dtbs_check, since the simple-mfd binding would only allow for child nodes, nothing else, that's what makes them "simple". Each child node would need a compatible and therefor a binding. You would still see everything and could prevent malformed nodes just the same. Andrew
diff --git a/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml new file mode 100644 index 0000000000000..d409eae7537bd --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/ti,nspire-misc.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/ti,nspire-misc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI Nspire MISC hardware block + +maintainers: + - Andrew Davis <afd@ti.com> + +description: | + System controller node represents a register region containing a set + of miscellaneous registers. The registers are not cohesive enough to + represent as any specific type of device. The typical use-case is + for some other node's driver, or platform-specific code, to acquire + a reference to the syscon node (e.g. by phandle, node path, or + search using a specific compatible value), interrogate the node (or + associated OS driver) to determine the location of the registers, + and access the registers directly. + +properties: + compatible: + items: + - enum: + - ti,nspire-misc + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + reboot: + $ref: "../power/reset/syscon-reboot.yaml" + +required: + - compatible + - reg + - reboot + +additionalProperties: false + +examples: + - | + misc: misc@900a0000 { + compatible = "ti,nspire-misc", "syscon", "simple-mfd"; + reg = <0x900a0000 0x1000>; + + reboot { + compatible = "syscon-reboot"; + offset = <0x08>; + value = <0x02>; + }; + };